


Arithmetic Mean



- ❖ Design a sequential circuit that computes the mean M of k n -bit numbers stored in registers

- e.g., accessing a RAM or register file with k addresses
 - To save on hardware, you can only use one n -bit adder and have a single read port RAM

- ❖ Algorithm Pseudocode:

① $S = 0$
 for $i = 0$ to $k-1$
 $S = S + R[i]$
 end for
 $M = S/k$

② $S = 0$
 for $i = (k-1)$ to 0
 $S = S + R[i]$
 end for
 $M = S/k$

③ $M = 0$
 for $i = k-1$ to 0
 $M = M + R[i]/k$
 end for

Aside: Counter Variable

equality
detectors ✓


XNOR

- ❖ Many sequential hardware algorithms utilize counters
- ❖ If both work, is there a preference?

- How to implement $C = k - 1$ check?

$$C = C_{n-1} C_{n-2} \dots C_1 C_0$$

$$K-1 = (K-1)_{n-1} (K-1)_{n-2} \dots (K-1)_1 (K-1)_0$$





$$[C - (K-1)] \stackrel{?}{=} 0$$

- How to implement $C = 0$ check?



Better



Arithmetic Mean Specification

❖ Datapath

- A k -address **register file** (only using r_addr and r_data)
- Reg file address stored in $\lceil \log_2(k) \rceil$ *down-counter* A
- Sum stored in register S
- An n -bit *divider* circuit, as discussed last lecture

A $\text{Reg}[A]$
 i $\text{Reg}[i]$

❖ Control

- Inputs Start and Reset, outputs Ready and Done
- Status signals: A_zero , Div_done , Div_ready
- Control signals: $Load_regs$, Add , $Divide$, $Decr-A$





all bits of
 $A \neq 0$

status indicators.

SDS

Start

Reset



Arithmetic Sum (ASMD Chart, Initial)

❖ For now, ignore the details of the divider circuit


$S = 0$

for $i = (K-1)$ to 0

$S = S + R[i]$ ✓


end for

$M = S/K$




Arithmetic Sum (ASMD Chart)

- ❖ Fix your ASMD chart based on the divider circuit:





Arithmetic Mean Datapath



Technology Break

Aside: Load Loops

- ❖ For *some* initialization operations, you can get equivalent behavior from either the (1) outgoing edge or the (2) looping edge:




② May perform RTL operations unnecessary number of times.

① May miss RTL operations if `start == 1` immediately.


$M \leftarrow 0$
 $S \leftarrow 0$
 $B \leftarrow \text{divisor}$
 $A \leftarrow K-1$

Aside: Start Loops

- ❖ What happens if we forget to de-assert *Start*?



- ❖ Fix: *Start* de-assertion loop.



Sorting Algorithm

Single port
Read and Write

❖ Design a circuit to sort k n -bit numbers stored in a set of registers in ascending order

Algorithm:

```
for i = 0 to k-2 do
  A = Reg[i]
  for j = i+1 to k-1 do
    B = Reg[j]
    if B < A then
      Reg[i] = B
      Reg[j] = A
      A = Reg[i]
    endif
  endfor
endfor
```

Handwritten annotations:

- init-i* (points to $i = 0$)
- incr-i* (points to $i+1$)
- i-done* (points to $k-2$)
- init-j* (points to $j = i+1$)
- incr-j* (points to $j+1$)
- j-done* (points to $k-1$)
- Load-A* (points to $A = \text{Reg}[i]$)
- Load-B* (points to $B = \text{Reg}[j]$)
- B < A* (points to the comparison)
- Store-B* (points to $\text{Reg}[i] = B$)
- Store-A* (points to $\text{Reg}[j] = A$)
- Swap.* (bracketed around the swap operations)

Example ($k = 4$): $i \rightarrow 2$
 $j \rightarrow 3$

i	j	A	B	R[0]	R[1]	R[2]	R[3]
0	1	3	7	3	7	1	0
0	2	3	1	3	7	1	0
0	3	1	0	1	7	3	0
1	2	7	3	0	7	3	1
1	3	3	1	0	3	7	1
2	3	7	3	0	1	7	3
				0	1	3	7

Handwritten annotations on table:

- Red arrows from A and B columns to $R[0]$ and $R[1]$ columns.
- Red arrows from $R[0]$ and $R[1]$ columns to $R[2]$ and $R[3]$ columns.

Sorting Algorithm Specification

❖ Datapath

- A k -address *register file* (assume only 1 port)
- Two $\lceil \log_2(k) \rceil$ *up-counters* i and j
- Two registers A and B
- An n -bit *comparator* circuit to check for $B < A$

❖ Control

- Inputs Start and Reset, outputs Ready and Done
- Status signals: i_done , j_done , B_lt_A
- Control signals: $incr-i$, $incr-j$, $init-i$, $init-j$

$\overset{\text{Load-A}}{\downarrow} \quad \overset{\text{Load-B}}{\downarrow} \quad \overset{\text{Store-A}}{\downarrow} \quad \overset{\text{Store-B}}{\downarrow}$
 $A \leftarrow \text{Reg}[i] \quad B \leftarrow \text{Reg}[j] \quad \text{Reg}[j] \leftarrow A \quad \text{Reg}[i] \leftarrow B.$

Sorting Algorithm Specification

❖ Datapath

- A k -address *register file* (assume only 1 port)
- Two $\lceil \log_2(k) \rceil$ *up-counters* i and j
- Two registers A and B
- An n -bit *comparator* circuit to check for $B < A$

❖ Timing Notes:

- RTL operations in a state occur on the *next* clock trigger
- Can $i \leftarrow x$ and $A \leftarrow \text{Reg}[i]$ be done simultaneously?
- Can $\text{Reg}[i] \leftarrow B$ and $\text{Reg}[j] \leftarrow A$ be done simultaneously?
- Swap operations *must* be done sequentially