\sim		1		1
\mathbf{C}	or	$1 \pm \epsilon$	٩n	LS

Question 1.	2
Question 2.	3
Question 3.	4
Question 4.	7
Question 5. Experience Report	9

Collaborators: Cameron Jennings (ID: 2029631), Donovan Clay (ID: 2276005)

Question 1.

$$\begin{aligned} \text{hold slack} &= \text{DAT}_h - \text{DRT}_h \\ &= \min \, \text{data path} - \max \, \text{clock path} \\ &= \left(T_{\text{clk1}} + T_{\text{CO}} + T_{\text{data min}} \right) - \left(T_{\text{clk2}} + T_{\text{hold}} \right) \\ &= 6 \text{ns} - 3.5 \text{ns} \\ &= 2.5 \text{ns} \end{aligned}$$

The hold slack meets timing requirements.

setup slack = DRT_{su} - DAT_{su}
= min clock path - max data path
=
$$(T + T_{\text{clk2}} - t_{\text{su}}) - (T_{\text{clk1}} + T_{\text{CO}} + T_{\text{data max}})$$

= $(6.67\text{ns} + 2\text{ns} - 2\text{ns}) - (1\text{ns} + 2\text{ns} + 5\text{ns})$
= -1.33ns

The setup slack does not meet the timing requirements because it is negative.

Question 2.


```
The max data path is \operatorname{In} \to \operatorname{AND} \to \operatorname{NOR} \to \operatorname{reg1}.

\operatorname{setup\ slack} = \operatorname{DRT}_{\operatorname{su}} - \operatorname{DAT}_{\operatorname{su}}
= \min \operatorname{clock\ path} - \max \operatorname{data\ path}
= (T_{\operatorname{period}} + T_{\operatorname{clk1,min}} - t_{\operatorname{su}}) - (T_{\operatorname{in,\ max}} + T_{\operatorname{AND,\ max}} + T_{\operatorname{NOR,\ max}})
= (100\operatorname{ns} + 4\operatorname{ns} - 10\operatorname{ns}) - (17\operatorname{ns} + 40\operatorname{ns} + 30\operatorname{ns})
= 94\operatorname{ns} - 87\operatorname{ns}
= 7\operatorname{ns}
The min clock path is \operatorname{reg1} \to \operatorname{AND} \to \operatorname{reg2}.

\operatorname{hold\ slack} = \operatorname{DAT}_h - \operatorname{DRT}_h
= \min \operatorname{data\ path} - \max \operatorname{clock\ path}
= (T_{\operatorname{clk1,min}} + T_{\operatorname{CO,\ min}} + T_{\operatorname{AND,\ min}}) - (T_{\operatorname{launch}} + T_{\operatorname{clk2,max}} + T_{\operatorname{hold}})
= (4\operatorname{ns} + 8\operatorname{ns} + 35\operatorname{ns}) - (0\operatorname{ns} + 3\operatorname{ns} + 5\operatorname{ns})
= 39\operatorname{ns}
```


Question 3.

(a) Draw the DFG



(b) Cuts


1 stage cut



The clock period for this pipelined circuit is:

$$\max(10ns + 100ns, 10ns + 60ns + 30ns) = 110ns$$

2 stage cut



The clock period for this pipelined circuit is:

$$\max(10ns + 100ns, 10ns + 60ns, 10ns + 30ns) = 110ns$$

.

(c)

2-stage

$$\begin{aligned} \text{latency} &= \# \text{ of stages} \cdot T_{\text{period}} + T_{\text{CO}} \\ &= 2 \cdot 110 \text{ns} + 10 \text{ns} \\ &= 220 \text{ns} + 10 \text{ns} \\ &= 230 \text{ns} \end{aligned}$$

3-stage

$$\begin{aligned} \text{latency} &= \# \text{ of stages} \cdot T_{\text{period}} + T_{\text{CO}} \\ &= 3 \cdot 110 \text{ns} + 10 \text{ns} \\ &= 330 \text{ns} + 10 \text{ns} \\ &= 340 \text{ns} \end{aligned}$$

Question 4.

(a) What element adds the most delay?

The datapath adds the most delay with 16.138ns. The DRT is 15.989ns. DAT is 20.248 ns. Using setup slack equation, DRT - DAT, this would give us -4.259ns. To ensure setup meets timing requirements, we should add at least 4.259ns.

(b) Does the same element add the most delay for hold slack? Why does this make sense?

No. The longest timing element in delay slack is the clock delay. This makes makes sense because it's the longest clock path which determines the hold slack.

(c) What is the fastest frequency you can set the clock to for this to pass setup timing?

The new DAT is 16.759ns. Therefore that's the period we need for our clock. The frequency would be $\frac{1}{16.759ns}$ which gives $5.96 \times 10^7 \text{Hz}$.

(d) SETUP: Which of the options had the most setup slack?

Fast/0C

(e) SETUP: How does increasing voltage speed change the speed of a circuit?

Increasing voltage increases speed.

(f) SETUP: How does increasing temperature change the speed of a circuit?

Increasing temperature slows down the circuit

(g) HOLD: Which of the options had the most hold slack?

Fast/0C

(h) HOLD: How does increasing voltage speed change the speed of a circuit?

Increasing voltage increases speed.

(i) HOLD: How does increasing temperature change the speed of a circuit?

Increasing temperature slows down the circuit

Question 5. Experience Report

We found this homework to be moderate. Question 3 had some tricky parts where we almost forgot to add the last $T_{\rm CO}$. Question 4 took a while.

Question 1: 30 minutes

Question 2: 30 minutes

Question 3: 30 minutes

Question 4: 1 hour.