
assessment). Wednesday Nov. 1. Cindividud Midtern exam on open notes, Laptop allowed Open book, access is allowed. No internet - ASM / ASM D Chart - Algorithms to HW. _ FSM's Meely vs Moore - ASMD Design process Memory (RAM, ROM, Reg. File, Buffer) 4 per round table rest on side tables.

Division Circuit

Design a circuit that implements the long-division algorithm:




Considerations:

- (b) Using binary numbers
- Main operations? Subtract, shift, compare
- Stop condition? n iterations if both divisor & dividend one n-bits.

Division Circuit

- Design a circuit that implements the long-division algorithm:
 - 1) Double the dividend width by appending 0's in front and align the divisor to the leftmost bit of the *extended*dividend.
 - 2) If the corresponding dividend bits are ≥ the divisor, subtract the divisor from the dividend bits and make the corresponding quotient bit 1. Otherwise, keep the original dividend bits and make the quotient bit 0.
 - Append one additional dividend bit to the previous result and shift the divisor to the right one position.
 - 4) Repeat steps 2 and 3 until all dividend bits are used.

Division Circuit



Implementation Notes:

- If current dividend window is smaller than the divisor, skip subtraction
- Instead of shifting divisor to the right, we will shift the dividend (and the quotient) to the left
- We will re-use the lower half of the dividend register to store the quotient

9=0111 Expected

R = 000 |

Division Circuit Operation

DATAPATH

 $q_bit = (R > = B)$

♦ A few steps of: Q_nxt = {Q[n-2:0], 9_bit}

A Tew Steps of.

Rtmp = 9-bit? R-B: R

R_nxt = $\frac{1}{2}$ R_nxt =

	divisor	(B)						
	compare and subtract							
	R_tmp q_bit	hit						
-	R_nxt	$Q_{_}nxt$						
	dividend window (R)	dividend/ quotient (Q)						

Op (done)	В	R	Q	q_bit	R_tmp	R_nxt	Q_nxt	P
Initialize	0010	0000	1111	0	0000 R	0001	1110	100
Compute	0010	0001	1110	O	000 R	0011	1100	011
Compute	0010	0011	[[00	J	D001 R-B	00(1	(00)	0106
Compute	0010	0011	1001	1	000(0011	००।।	001
Compute	00 10	ווסט	0011	1	0001	0010	0111	טסט
Done	0010	0001	0111	×	X	火	×	×

Division Circuit Specification

Datapath


- 2n-bit register with bits split into n-bit R and n-bit Q
- Divisor stored in register B, dividend stored in Q, R holds O
- A "compare and subtract" module outputs $\{R, 0\}$ if R < B and $\{R - B, 1\}$ otherwise $(\{R_tmp, q_bit\})$
- A shifter left shifts q_bit into $\{R_tmp, Q\}$ and outputs to the inputs of R and Q
- A $\lceil \log_2(n+1) \rceil$ -bit counter P

Control

Inputs Start and Reset, outputs Ready and Done

Status signals: P_zero (all of P) 7 RE-Ratmp RE-R-nxt
Control signals: Load-regs, Decr-P, Finish-RQ, Enable-RQ

Division Circuit (ASM → ASMD Chart)



Division Circuit Implementation

Controller Logic

```
Load_regs = S-idle . Start

Enable_RQ = S-compute . P-zero

Finish_RQ = S-compute . P-zero

Decr_P = S-compute

Ready = S-idle

Done = S-dore
```

Division Circuit (SV, Datapath)

```
module datapath #(parameter WIDTH=4)
                (Q, P, divisor, dividend, clk,
                 Load_regs, Enable_RQ, Enable_R, Decr_P);
  // port definitions
  output logic [2*WIDTH-1:0] product;
   output logic [WIDTH-1:0] Q, P; // note: unnecessary bits for P
   input logic [WIDTH-1:0] multiplicand, multiplier;
   input logic clk, Load_regs, Shift_regs, Add_regs, Decr_P;
  // internal logic
   logic [WIDTH-1:0] B, R, R_tmp, R_nxt;
   logic q_bit;
endmodule
```

Division Circuit (SV, Datapath)

```
module datapath #(parameter WIDTH=4)
                 (Q, P, divisor, dividend, clk,
                  Load_regs, Enable_RQ, Enable_R, Decr_P);
   // port definitions & internal logic
   // assignments
   assign q_bit = (R >= B);
   assign R_{tmp} = (R < B) ? R : R-B;
   assign R_nxt = {R_tmp[WIDTH-2:0], Q[WIDTH-1]};
   assign Q_nxt = {Q[WIDTH-2:0], q_bit};
   // datapath logic
   always_ff @(posedge clk) begin
      if (Load_regs) begin
         R <= 0; Q <= dividend;
         P <= WIDTH; B <= divisor;
      end
      if (Decr_P)     P <= P - 1;
if (Comp_regs) {R, Q} <= {R_nxt, Q_nxt};</pre>
      if (Done_regs) {R, Q} <= {R_tmp, Q_nxt};</pre>
   end // always ff
endmodule
```

Lab 4 Preview: Bit Counter

- Design a circuit that counts the number of bits in a register A that have the value 1
- Algorithm:

```
B = 0; // counter
while A != 0 do
   if A[0] = 1 then
       B = B + 1
   endif
   A = A >> 1
endwhile
```

EE/CSE 371 Design of Digital Circuits and Systems

Lecture 9: Algorithms to Hardware II

Anithmetic X mean

Arithmetic Mean

i RAM/Reg. File Reg [i]

* Design a sequential circuit that computes the mean M of k n-bit numbers stored in registers

e.g., accessing a RAM or register file with k addresses

To save on hardware, you can only use one n-bit adder and have a single read port RAM

Algorithm Pseudocode:

$$S = 0$$
for $i = 0$ to $K-1$

$$S = S + R[i]$$

$$end for$$

$$M = S/K$$

3
$$M=D$$

for $i=k-1$ to 0
 $M=M+R[i]/K$
end for

Aside: Counter Variable




- Many sequential hardware algorithms utilize counters
- If both work, is there a preference?
 - How to implement C = k 1 check?

$$C = C_{n-1} C_{n-2} ... C_{1} C_{0}$$

$$K-1 = (K-1)_{n-1} (K-1)_{n-2} ... (K-1)_{n-2} (K-1)_{n-2} ... (K-1)_{n$$

• How to implement C = 0 check?





Res. file Date mer

Arithmetic Mean Specification

Datapath

- A k-address register file (only using r_addr and r_data)
- Reg file address stored in $\lceil \log_2(k) \rceil$ down-counter A
- Sum stored in register S
- An n-bit divider circuit, as discussed last lecture

Control

- Inputs *Start* and *Reset*, outputs *Ready* and *Done*
- Status signals: A_zero, Div_done (?)
- Control signals: Load-regs, Add, Divide, Decr-A.