PS/2 Mouse Tutorial

Introduction

This tutorial details a method for receiving input from a PS/2 mouse or USB to PS/2 mouse adapter using the DE1-SoC. A PS/2 mouse driver, adapted from example code from Altera and written in Verilog, is packaged along with this tutorial.

Functional Description

The PS/2 protocol supplies, at intervals, displacements of the mouse from its position in the previous interval. To obtain an absolute position, the displacements must be integrated over time, which is the essential function of the supplied mouse driver. A typical use case anticipated for the driver is to use the mouse to select one of a relatively small number of discrete locations arranged in a rectangular grid. Since the resolution of the mouse's movement is potentially much higher than desired in such cases, the integrated X and Y displacements are binned into a smaller number of X and Y discrete locations.

It is also desirable to have some amount of *hysteresis*: if the mouse's position lies near the boundary between two of the discrete locations, small jitters back and forth across that boundary ought not change which bin is selected; the mouse should clearly move well out of one bin and into the interior of the next before the driver responds to the movement.

Driver Interface

Parameters

- o WI DTH the number of bins wide
- HEI GHT the number of bins high
- BI N the width of each bin in mouse "ticks" (the distance a tick represents varies for each mouse)
- HYSTERESIS— the width of the no-man's-land between bins in mouse "ticks" (this should be some small fraction of BIN, e.g., 20%)

User Inputs

- o start transmits instructions to the mouse to begin, active high
- reset active high asynchronous global reset
- o CLOCK_50 **50 MHz clock**

User Outputs

- o button_I eft active high left mouse button down
- o button_ri ght active high right mouse button down
- o button_mi ddl e active high middle mouse button down
- bi n_x unsigned integer representing selected X bin*
- bi n_y unsigned integer representing selected Y bin*

^{*} The width of this vector is the minimum number of bits needed to represent the larger of WI DTH or HEI GHT. This could be expressed in Verilog as \$cl og2(WI DTH>HEI GHT? WI DTH: HEI GHT).

- Top-Level Inouts should be connected to top-level pins of the same name
 - o PS2_CLK clock inout
 - o PS2_DAT data inout

Driver code adapted from Altera by Kyle Gagner working with Jesse Liston and Professor Scott Hauck. Tutorial written by Kyle Gagner. Driver design validated by Logan Adams.