Arithmetic Mean

i RAM/Reg. File Reg [i]

* Design a sequential circuit that computes the mean M of k n-bit numbers stored in registers

e.g., accessing a RAM or register file with k addresses

To save on hardware, you can only use one n-bit adder and have a single read port RAM

Algorithm Pseudocode:

$$S = 0$$
for $i = 0$ to $K-1$

$$S = S + R[i]$$
end for
$$M = S/K$$

$$(2) S = 0$$

$$for i = (k-1) to 0$$

$$S = S + R[i]$$

$$end for$$

$$M = S/K$$

Aside: Counter Variable



- Many sequential hardware algorithms utilize counters
- If both work, is there a preference?
 - How to implement C = k 1 check?

$$C = C_{n-1} C_{n-2} ... C_{1} C_{0}$$


$$K-1 = (K-1)_{n-1} (K-1)_{n-2} ... (K-1)_{0} (K-1)_{0}$$

$$C = C_{n-1} C_{n-2} ... C_{1} C_{0}$$

$$K-1 = (K-1)_{n-1} (K-1)_{n-2} ... (K-1)_{n-2} C_{n-2}$$

• How to implement C = 0 check?






Res. file Date mer

Arithmetic Mean Specification


- Datapath
- Datapath


 A k-address register file (only using r_addr and r_data)
 - Reg file address stored in $\lceil \log_2(k) \rceil$ down-counter A
 - Sum stored in register S
 - An n-bit divider circuit, as discussed last lecture
- Control
- pall bits of Status indiators. Inputs <u>Start</u> and <u>Reset</u>, outputs <u>Ready</u> and <u>Done</u>
 - Status signals: A_zero, Div_done, Div_ready
 - Control signals: Load-regs, Add, Divide, Decr-A.



Arithmetic Sum (ASMD Chart, Initial)


For now, ignore the details of the divider circuit






Arithmetic Sum (ASMD Chart)

Fix your ASMD chart based on the divider circuit:






Technology

Break


Aside: Load Loops


 For some initialization operations, you can get equivalent behavior from either the (1) outgoing edge or the (2) looping edge:



Aside: Start Loops


What happens if we forget to de-assert Start?





Sorting Algorithm

Design a circuit to sort k n-bit numbers stored in a set of registers in <u>ascending</u> order



i	j	Α	В	R[0]	R[1]	R[2]	R[3]
0	1	3	7	3	7	1	0
0	2	3	1	3	7	/	0
0	3	J	0	1	7	3	0
1	2	7	3	0	7	3	1
1	3	3	l	D	3	7	1
2	3	7	3	0	1	7	3
	 		 	0	1	3	7

Sorting Algorithm Specification

Datapath

- A k-address register file (assume only 1 port)
- Two $[\log_2(k)]$ up-counters i and j
- Two registers A and B
- An n-bit comparator circuit to check for B < A

Control

- Inputs *Start* and *Reset*, outputs *Ready* and *Done*
- Status signals: i_done, j_done, B_lt_A
- Control signals: incr-i, incr-j, init-i, init-j

Sorting Algorithm Specification

Datapath

- A k-address register file (assume only 1 port)
- Two $\lceil \log_2(k) \rceil$ up-counters i and j
- Two registers A and B
- An n-bit comparator circuit to check for B < A

Timing Notes:

- RTL operations in a state occur on the next clock trigger
- Can i ← x and A ← Reg[i] be done simultaneously?
- Can Reg[i] ← B and Reg[j] ← A be done simultaneously?
- Swap operations must be done sequentially