

A

A

U\_POWER  
POWER.SchDoc

U\_CLOCK\_GENERATOR  
CLOCK\_GENERATOR.SchDoc

U\_CONNECTIONS  
CONNECTIONS.SchDoc

U\_FPGA  
FPGA.SchDoc

U\_STM32  
STM32.SchDoc

U\_AUDIO CODEC  
AUDIO CODEC.SchDoc

B

B

U\_DAC  
DAC.SchDoc



U\_ADC  
ADC.SchDoc

C

C







D

D









Title **CONNECTIONS**

Size: A4

Number:7

Revision:2.0

Date: 28.11.2023

Time: 19:19:42

Sheet 7 of 18

File: C:\Dropbox\Develop\Projects\WOLF\Schematic\Wolf\Altium\_Designer\MOTHERBOARD\CONNECTIONS.SchDoc



A

A

B


B


C






C

D

D







Title **POWER**

Size: A4

Number: 10

Revision: 2.0

Date: 28.11.2023

Time: 19:19:43

Sheet 10 of 18

File: C:\Dropbox\Develop\Projects\WOLF\Schematic\Wolf\Altium\_Designer\MOTHERBOARD\POWER.SchDoc





# STM32

