

# 30 minutes VHDL design for very fast FIR Filter on low cost FPGA


By  
**Edgard GARCIA**  
**MVD**









*edgard.garcia@mvd-fpga.com*



**MULTI VIDEO DESIGNS**  
*FPGA Experts !*

*www.mvd-fpga.com*


**MULTI VIDEO DESIGNS**  
*FPGA Experts !*

Search :   
Other languages : ▼

Home ▶ Trainings ▶ Designs ▶ Cores & fonctions ▶ Expertise ▶ Distribution ▶ Corporate

**Corporate**

- ▶ About MVD
- ▶ Our partners
- ▶ Publications
- ▶ Contact - Acces map

**Design**

- ▶ Design of electronic boards
- ▶ FPGAs design
- ▶ Boards manufacturing
- ▶ Production examples

**Expertise**


- ▶ FPGAs, VHDL language
- ▶ PCI/PCI-Express Bus
- ▶ USB Bus
- ▶ High Speed I/O
- ▶ Images processing & DSP

**FPGA Cores & Software functions**

- ▶ DVB Cores
- ▶ From SPI to RF using MVD Cores
- ▶ Implementing a DVB/CMTS Modulator
- ▶ Remultiplexer DVB core
- ▶ Adaptative MPEG TS bitrate core
- ▶ Ethernet Cores
- ▶ eTPU software functions

**Actualités**

**IP CORES : "PLUG AND PLAY" SOLUTIONS**  
**Plug-in modules for FPGAs (IP cores)**


**DVB SOLUTIONS**


- DVB-C J83 A/C
- Cable Modulator J83 B
- DVB-S
- DVB-T/H

**ETHERNET SOLUTIONS**

- Ethernet UDP


**Processor-free  
high speed data transfer**




**Trainings**

- ▶ General presentation
- ▶ Schedule & Prices
- ▶ Registration form
- ▶ VHDL
- ▶ Xilinx FPGA (Xilinx ATP)
- ▶ Processors (PowerPC, ARM, ...)
- ▶ Bus & networks
- ▶ Embedded Linux & other OS
- ▶ Languages

Prochaines formations	Dates
Designing for performance, ISE	November 27-28
Ethernet & Bridging	December 02-05
MPC555X implementation	December 08-12
Designing with the Virtex-4 family	December 11-12
PowerPC system design	December 15-18
VHDL - Language initiation & digital design methodology	December 15-17

**MVD presentation :**

**MULTI VIDEO DESIGNS**  
*FPGA Experts !*



**UNE ÉQUIPE COMPÉTENTE,  
UN ATOUT POUR VOTRE RÉUSSITE**

MVD News letter : eNews


# Introduction

- In this example we will demonstrate the ability of the low cost FPGA family to implement high performance DSP functions – **even without using dedicated multipliers.**
- Such implementation requires a good understanding of the algorithm
- It also requires a good knowledge of the FPGA architectures
- Finally, using the right coding style with the right synthesis tool such as Synplify-Pro/Synplify-Premier and powerful optimization features, very high performance can be achieved.

# FIR example

60 tap Bandpass  
16 bit data  
16 bit coefficients  
38 bit output  
**Fs = 120 Mhz**

To be implemented in a low  
cost FPGA without using  
dedicated multipliers  
(3S700A-4 FG400 in this  
example)




**MULTI VIDEO DESIGNS**  
*FPGA Experts !*

[www.mvd-fpga.com](http://www.mvd-fpga.com)


# FIR example

## Multiplier/Accumulator



- Using Multiplier Accumulator structure would require working at 10 GHz for a 100-tap, 100 Mhz !!!


# Full Parallel FIR architecture




## Notes :

- This structure requires N multipliers for a N x Taps FIR
- Same comment for data registers
- Summation implemented with an adder tree

# Adder tree




# Using pipeline registers to improve multipliers performance



- Very easy for the multiplications
- Pipelining multipliers for “free” (embedded registers)



# Using pipeline registers to improve adder tree performance




A little bit more tedious and expensive for adder tree

# Resources and performances

- A 60 tap FIR filter based on this architecture would require the following resources (for 16 bits data and coefficients)
  - 60 x 16 bit registers (for data pipeline)
  - 60 Multipliers (dedicated or not)
  - 59 adders (with registers)
- Routing delay will adversely affect the performance (due to the nets length in the adder tree)
- Using symmetry would save 30 multipliers (at the expense of 30 adders) and reduce the size of the adder tree by 50%
  - 60 x 16 bit registers (for data pipeline) = **480 slices**
  - 30 x 17 bit pre-adders = **270 slices**
  - 30 Multipliers (dedicated or not) > **2000 slices** (if slices based)
  - 29 adders (with registers) = **600 slices**
  - Total : > **3.300 slices** and a tremendous routing congestion  
(preventing probably meeting timing constraints)


# The Transpose FIR structure



- Excellent architecture for medium and high speed filters
- The adder chain can be easily placed and routed due to the structure of the Xilinx FPGA (arithmetic functions are placed in columns)
- Multipliers can be pipelined to improve performance
- The same data being multiplied by all the coefficients, partial results can be used for many multiplications (regardless of symmetry)
- Very low latency, excellent performance even without using dedicated multipliers

# Resource estimation


60 Taps, 16 bit data, 16 bit coefficients



- Even considering that the output could need up to 38 bits (typically no more than 34) the adder chain will require 19 slices x 60 = 1140 slices
- Multipliers can be (and will be) implemented in slices (pipeline registers can be used at no cost)
- Targeted FPGA family : Spartan3A –4 (lowest speed grade)

# VHDL source code

60 Taps, 16 bit data, 16 bit coefficients



Coefficients, multiplication results as well as adders will be defined as arrays

# VHDL source code

## Entity

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_SIGNED.ALL;

entity FIR_60_TAPs is
    Port ( CK : in  STD_LOGIC;
          DIN : in  STD_LOGIC_VECTOR (15 downto 0);
          DOUT : out STD_LOGIC_VECTOR (37 downto 0));

    attribute syn_useioff : boolean;
    attribute syn_useioff of DIN : signal is true;
    attribute syn_useioff of DOUT : signal is true;

end FIR_60_TAPs;
```

Just to map  
input and output  
registers into  
IOBs FFs



**MULTI VIDEO DESIGNS**  
*FPGA Experts !*

[www.mvd-fpga.com](http://www.mvd-fpga.com)

# VHDL source code

## Architecture declarations

architecture Behavioral of FIR\_60\_TAPs is

```
signal DINR : std_logic_vector(DIN'range);
```

```
type COEFS_TYPE is array(59 downto 0) of std_logic_vector(15 downto 0);
```

```
constant COEFS : COEFS_TYPE := (
```

```
  "ffff", "ffb3", "00d6", "0063", "fdb1", "01d9", "025f", "fab4",  
  "0141", "063b", "f92d", "fe5a", "0825", "fbe0", "fccd", "031e",  
  "0011", "0410", "f766", "fcc2", "1730", "eeb3", "ea68", "2dac",  
  "f57a", "cd9b", "3731", "0dd7", "b74e", "2a15", "2a15", "b74e",  
  "0dd7", "3731", "cd9b", "f57a", "2dac", "ea68", "eeb3", "1730",  
  "fcc2", "f766", "0410", "0011", "031e", "fccd", "fbe0", "0825",  
  "fe5a", "f92d", "063b", "0141", "fab4", "025f", "01d9", "fdb1",  
  "0063", "00d6", "ffb3", "ffff");
```

```
type MULT_TYPE is array(59 downto 0) of std_logic_vector(31 downto 0);
```

```
signal MULT : MULT_TYPE;
```

```
attribute syn_multstyle : string;
```

```
attribute syn_multstyle of MULT : signal is "logic";
```

Synthesis directive to map the multiplier logic into Slices instead of dedicated multipliers

```
type ADD_TYPE is array(59 downto 0) of std_logic_vector(37 downto 0);
```

```
signal ADD : ADD_TYPE;
```

```
constant ZERO : std_logic_vector(37 downto 0) := (others => '0');
```



**MULTI VIDEO DESIGNS**  
*FPGA Experts !*

[www.mvd-fpga.com](http://www.mvd-fpga.com)

# VHDL source code

## RTL code


```

begin

process(CK)  begin
    if CK'event and CK = '1'  then
        DINR <= DIN;
        for I in 59 downto 0 loop
            MULT(I) <= DINR * COEFS(59-I);
            if I = 0  then
                ADD(I) <= ZERO + MULT(0);
            else
                ADD(I) <= MULT(I) + ADD(I-1);
            end if;
        end loop;
        DOUT <= ADD(59);
    end if;
end process;

end Behavioral;

```





# Implementation results

Number of Slice Flip Flops:	4,068 out of	11,776	34%
Number of 4 input LUTs:	4,450 out of	11,776	37%
Number of occupied Slices:	2,660 out of	5,888	45%
Number of bonded IOBs:	55 out of	311	17%
IOB Flip Flops:	54		


Constraint	Check	Worst Case Slack	Best Case Achievable	Timing Errors
NET "CK" PERIOD = 8.333 ns		-3.630ns	11.963ns	2563

Total REAL time to PAR completion: 1 mins 52 secs

**Timing errors !!!**

# Timing analysis for a 38 bit adder

Timing model  
for slice based  
arithmetic  
functions



Total FF to FF delay :

$T_{co} =$	650 ps
$T_{net} =$	2400 ps (assumed)
$T(\text{first LUT} + \text{carry}) =$	1300 ps
$T_{carry} \times 37 =$	2960 ps
$T_{su} =$	1000 ps


**Total = 8310 ps**

The adder chain must be able to work at 120 Mhz even with a net delay of 2400 ps

# Multipliers implementation

- Multipliers can be implemented on slices by using adders
- Adders can be pipelined at no FPGA resources cost
- “Manual” optimization of the source code would be a time consuming task.
- Instead, we can use the “RETIMING” option of Synplify-Pro to do the job, and push the registers where needed to meet performance.
- Let’s modify the source code to add some levels of pipeline on the data bus

# Adding pipeline registers



By selecting the “**RETIMING**” option in Synplify-Pro, we expect the registers to be pushed inside the multiplier logic in order to improve performance

# Modifying the VHDL source code

## Entity

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_SIGNED.ALL;

entity FIR_60_TAPS is
    Generic (N : integer := 3); -- Number of pipe cycles
    Port ( CK : in  STD_LOGIC;
          DIN : in  STD_LOGIC_VECTOR (15 downto 0);
          DOUT : out STD_LOGIC_VECTOR (37 downto 0));

    attribute syn_useioff : boolean;
    attribute syn_useioff of DIN : signal is true;
    attribute syn_useioff of DOUT : signal is true;

end FIR_60_TAPS;
```

# Modifying the VHDL source code

## Architecture declarations

```
architecture Behavioral of FIR_60_TAPs is
```

```
signal DINR : std_logic_vector(DIN'range);
```

```
type DINS_TYPE is array(N-1 downto 0) of std_logic_vector(DIN'range);
```

```
signal DINS : DINS_TYPE;
```

```
type COEFS_TYPE is array(59 downto 0) of std_logic_vector(15 downto 0);
```

```
constant COEFS : COEFS_TYPE := (
```

```
x"ffff",x"ffb3",x"00d6",x"0063",x"fdb1",x"01d9",x"025f",x"fab4",
```

```
x"0141",x"063b",x"f92d",x"fe5a",x"0825",x"fbe0",x"fccd",x"031e",
```

```
x"0011",x"0410",x"f766",x"fcc2",x"1730",x"eeb3",x"ea68",x"2dac",
```

```
x"f57a",x"cd9b",x"3731",x"0dd7",x"b74e",x"2a15",x"2a15",x"b74e",
```

```
x"0dd7",x"3731",x"cd9b",x"f57a",x"2dac",x"ea68",x"eeb3",x"1730",
```

```
x"fcc2",x"f766",x"0410",x"0011",x"031e",x"fccd",x"fbe0",x"0825",
```

```
x"fe5a",x"f92d",x"063b",x"0141",x"fab4",x"025f",x"01d9",x"fdb1",
```

```
x"0063",x"00d6",x"ffb3",x"ffff");
```

```
type MULT_TYPE is array(59 downto 0) of std_logic_vector(31 downto 0);
```

```
signal MULT : MULT_TYPE;
```

```
attribute syn_multstyle : string;
```

```
attribute syn_multstyle of MULT : signal is "logic";
```

```
type ADD_TYPE is array(59 downto 0) of std_logic_vector(37 downto 0);
```

# Modifying the VHDL source code

## RTL code

```
begin
```

```
process(CK) begin
```

```
  if CK'event and CK = '1' then
```

```
    DINR <= DIN;
```

```
    DINS <= DINS(N-2 downto 0) & DINR;
```

```
    for I in 59 downto 0 loop
```

```
      MULT(I) <= DINS(N-1) * COEFS(59-I);
```

```
      if I = 0 then
```

```
        ADD(I) <= ZERO + MULT(0);
```

```
      else
```

```
        ADD(I) <= MULT(I) + ADD(I-1);
```

```
      end if;
```


```
    end loop;
```

```
    DOUT <= ADD(59);
```


```
  end if;
```

```
end process;
```

```
end Behavioral;
```



# Setting up Synplify-Pro synthesis options (ISE environment)



- 140 Mhz request to have some extra timing margin for routing
- Retiming option to allow Synplify-Pro to re-arrange the Flip-Flops where needed to obtain the required performance



**MULTI VIDEO DESIGNS**  
*FPGA Experts !*



# Setting up SynplifyPro

## synthesis options (Synplify-Pro environment)

	Enabled	Clock Object	Clock Alias	Frequency (MHz)	Period (ns)	Clock Group	Rise At (ns)	Fall At (ns)	Duty Cycle (%)	Route (ns)	Virtual Clock
1	<input checked="" type="checkbox"/>	CK	CK	120.000	8.33333333333333	grp_ck			50	1	<input type="checkbox"/>
2	<input checked="" type="checkbox"/>										<input type="checkbox"/>

- ☐ Physical Synthesis
- ☒ FSM Compiler
- ☐ FSM Explorer
- ☒ Resource Sharing
- ☒ Pipelining
- ☒ Retiming

- An extra routing delay of 1 ns is used to improve accuracy and match post place-and-route results
- Retiming option to allow Synplify-Pro to re-arrange the Flip-Flops where needed to obtain the required performance
- Specify I/O locations

	Enabled	Object Type	Object	Attribute	Value	Val Type	Description
1	<input checked="" type="checkbox"/>	port	DIN[15:0]	xc_loc	R1,P1,P4,P3,R3,R2,N7,M6,T2,T1,R4,T3,U3,U1,N6,P5	string	Port placement
2	<input checked="" type="checkbox"/>	port	DOUT[*]	xc_loc	BANK1	string	Port placement

**All constraints are forward-annotated to Xilinx (.ncf file)**



**MULTI VIDEO DESIGNS**  
FPGA Experts !

[www.mvd-fpga.com](http://www.mvd-fpga.com)

# Implementation results using Synplify-Pro “RETIMING” option

Number of Slice Flip Flops:	4,158 out of	11,776	36%
Number of 4 input LUTs:	4,289 out of	11,776	36%
Number of occupied Slices:	2,426 out of	5,888	43%
Number of bonded IOBs:	55 out of	311	17%
IOB Flip Flops:	54		

Previous results  
(no pipe)

(4,068 FFs)  
(4,450 LUTs)  
(2,660 Slices)

Almost 10%  
improvement in  
slice utilization

Constraint	Check	Worst Case Slack	Best Case Achievable	Timing Errors	Timing Score
NET "CK" PERIOD = 8.333 ns		0.008ns	8.325ns	0	0

Total REAL time to PAR completion: 1 mins 30 secs

No more timing errors !!!

120 Mhz worst case for the lowest speed grade



**MULTI VIDEO DESIGNS**  
*FPGA Experts !*

[www.mvd-fpga.com](http://www.mvd-fpga.com)

# Conclusion

- Many improvements are still possible to save additional logic resources (more than 10% of slices) and/or improve timing.

Note that the implementation would give similar results with any other Spartan3 family.

Much higher performance with Virtex4 or Virtex5 family

- However, we have seen that by combining
  - a good understanding of the Xilinx FPGA architecture
  - an efficient structure for the FIR implementation (transpose in this case)
  - an efficient coding (less than 10 lines for an N tap filter)
  - appropriate features of **Synplify-Pro/ Synplify-Premier**

such a design can be done in less than 15 minutes, starting from scratch.

# Conclusion

- Xilinx FPGA are very well suited for many kind of applications, particularly for DSP design, even when DSP blocks or dedicated multipliers are not available.
- Synplify-Pro/ Synplify-Premier takes advantage of the powerful Xilinx FPGA architecture
- User must be aware of the architectures and tools features
- MVD offers public and on site trainings.
  - VHDL, Xilinx architectures & tools, design methodology, FPGA based DSP, MicroBlaze, PowerPC...
- PDF and source code available at : [www.mvd-fpga.com](http://www.mvd-fpga.com)  
*Corporate => publications => press publications and app notes*  
*Société => publications => publications de presse et notes d'applications*

# Thank You !


**MULTI VIDEO DESIGNS**  
*FPGA Experts !*










Rechercher :    
 Other languages 

Accueil ▶ Formations ▶ Etudes ▶ Cores & fonctions ▶ Expertise ▶ Distribution ▶ Société

**Société**

- ▶ Qui sommes nous
- ▶ Nos partenaires
- ▶ Publications
- ▶ Contact - Plan d'accès

**Etudes et réalisations**

- ▶ Développement cartes électroniques
- ▶ Développement FPGAs
- ▶ Production cartes
- ▶ Exemples de réalisations

**Expertise - Conseil**

- ▶ FPGA, langage VHDL
- ▶ Bus PCI/PCI-Express
- ▶ Bus USB
- ▶ High Speed I/O
- ▶ Traitement d'images et DSP

**Cores FPGA & Fonctions logicielles**

- ▶ Cores DVB
- ▶ De SPI à RF avec les cores MVD
- ▶ Implémenter un Modulateur DVB/CMTS
- ▶ Cores Remultiplexeur DVB
- ▶ Core Adaptative MPEG TS bitrate
- ▶ Cores Ethernet
- ▶ Fonctions logicielles eTPU

**Formations**

- ▶ Présentation générale
- ▶ Calendrier & Tarifs
- ▶ Inscription en ligne
- ▶ VHDL
- ▶ FPGA Xilinx (Xilinx ATP)
- ▶ Processeurs (PowerPC, ARM, ...)
- ▶ Bus et réseaux
- ▶ Linux embarqué / Autres OS
- ▶ Langages

**Actualités**



**NOUVELLE FORMATION**  
**FPGA Virtex-5 FXT**  
*Embedded Processor Block*  
**PPC440 Core**


**XILINX®** | Authorized Training Provider

Prochaines formations	Dates
Optimisation des performances, ISE	27-28 novembre
Ethernet & Bridging	02-05 décembre
MPC555X - Implémentation	08-12 décembre
Conception avec la famille Virtex-4	11-12 décembre
PowerPC, Conception système	15-18 décembre
VHDL - Initiation au langage & méthodologie de conception numérique	15-17 décembre

Présentation MVD :
 


**MULTI VIDEO DESIGNS**  
*FPGA Experts !*



**UNE ÉQUIPE COMPÉTENTE,  
UN ATOUT POUR VOTRE RÉUSSITE**

News letter MVD : eNews