92



### UNIVERSITY OF GHANA

(All rights reserved)

#### B.A / B.SC FIRST SEMESTER EXAMINATIONS: 2016/2017

## CSCD 211 / CSIT 203: COMPUTER HARDWARE & ARCHITECTURE (3 CREDITS)

#### INSTRUCTION:

Section A: Answer ALL Questions in this section Section B:Answer any Two (2) Questions from this section

FOR ALL QUESTIONS THAT INVOLVE CALCULATION, YOU ARE REQUIRED TO SHOW ALL STEPS USED IN ARRIVING AT THE FINAL ANSWER

#### TIME ALLOWED:

TWO AND A HALF (21/2) HOURS

#### SECTION A (40 Marks)

A1.

- a. What design goal would consider SRAM instead of DRAM? [1Marks]
- b. Explain the term "Power-On-Self-Test" in relation to the computer BIOS.

[2 Marks]

- c. Explain the bottleneck associated with the EPROM that made its choice less attractive compared to the EEPROM [2 Marks]
- d. Explain why the DRAM require frequent refresh.

[1 Marks]

- e. Describe the program counter (PC) and state its function.
- [2 Marks]
- f. State the function of the device controller in respect to the operating system.

[2 Marks]

A2.

- a. Given the number of digits in 2<sup>10</sup>, what is the maximum unsigned decimal number that can be obtained [1Marks]
- b. Consider a computer with a 16-bit address space. The machine would have 65,536 ( $64K = 2^{16}$ ) addressable entities. Compute the maximum memory size on the following addressable entities

EXAMINER: A. DWUMFOUR ABDULLAI

Page 1 of 5

i.	Byte addressable	[1Marks]
ii.	16-bit word addressable	[2Marks]
iii.	32-bit word addressable	[2 Marks]

c. How many bytes are needed to distinctly address 4GB Memory CPU?

[2Marks]

d. What is the overall speed up of a 16-bit ARM processor if 60% its program instructions run 40% faster? [3Marks]

#### A3.

- a. Compute 417<sub>10</sub>-714<sub>10</sub> in 1's complement and leave your answer in octonary. [2Marks]
- b. Compute -98D9<sub>16</sub>+ 39716<sub>10</sub> in hexadecimal leaving your final answer in octonary [2Marks]
- c. Compute 11011.101<sub>2</sub> \* 101.111<sub>2</sub> in binaryleaving your final in decimal [3Marks]
- d. Compute the -11101.110<sub>2</sub>-100.10<sub>2</sub> using 1's complement leaving your final answer in hexadecimal. Verify your results using 10's complement [3 Marks]
- e. Compute 1101100000101<sub>2</sub>-10100011<sub>2</sub>\*110011<sub>2</sub> using 10's complement leaving your answer in BCD [3Marks]
- f. Convert -35.75 to its hexadecimal representation in IEEE- 754 floating-point format [3Marks]
- g. Convert the hexadecimal IEEE format floating point number 0x40200000 to decimal [3 Marks]

# SECTION B (60 Marks) ANSWER ANY TWO(2) QUESTIONS FROM THIS SECTION

#### B1.

- a) Explain any two mechanisms of evaluating CPU performance [2 Marks]
- b) Suppose that we have two implementations of the same instruction set architecture. Machine X has a clock cycle time of 50 ns and a CPI of 4.0 for some program, and machine Y has a clock cycle of 65 ns and a CPI of 2.5 for the same program.
  - i. Which machine is slower? [4 Marks]
    ii. By how much? [1 Mark]

I. State Amdahl's law and give a generalized expression of the law.

[3 Marks]

- II. Three enhancements with the following speedups are proposed for a new machine: Speedup (1) =30, Speedup (2)=20, and Speedup (3) = 15. Assume that for some set of programs, the fraction of use is 25% for enhancement (1), 30% for enhancement (2), and 45% for enhancement (3).
  - 1. If only one enhancement can be implemented, which should be chosen to maximize the speedup? [5 Marks]
  - 2. If two enhancements can be implemented, which should be chosen, to maximize the speedup [5 Marks]
- d) A compiler designer is trying to decide between two code sequences for a particular machine. The hardware designers have supplied the following facts:

Instruction Class	Cycle Per Instruction of instruction Class			
X	1			
Y	3			
*	4			

For a particular high-level language, the compiler writer is considering two sequences that require the following instruction counts:


	Instruction count in million		
Instruction Count	X	Y	Z
a	2	1	2
b	4	3	1

Assume that the machine's clock Cycle time rate is  $500 \mu s$ 

- i. Which code sequence will execute faster according to MIPS? [5 Marks]
- ii. And according to execution time?

[5 Marks]

- a). State De Morgan's Law and show how is applied to three input function
  [2 Marks]
- b) Construct a block diagram of a ripple Look Ahead carry adder which uses Full adders to illustrate the computation of 4-bit binary expression  $1011_2+0011_2$  indicate the final results output by the adder [3 Marks]
- c) Study the circuit diagram below and answer the questions that follow.



i. Derive a logical expression for the function F.

- [2 Marks]
- ii. Write the minterms and maxterms from the simplified expression [2 Marks]
- iii. Write the SOP and POS in terms of Minterms and Maxterms symbol.

[2 Marks]

- d) Given  $m_1m_3m_4m_6m_7m_9m_{10}m_{11}m_{14}m_2m_{15}$  obtain the Minterms and simplify the SOP using k-map [8 Marks]
- e) Given  $F(W,X,Y,Z) = \Sigma m(0,1,2,5,8,9,10)$ , obtain the Maxterms and simplify the POS using the K-map [8 Marks]
- f) Simplify the Boolean expression given by the function  $f(a,b,c)=a.\overline{b}+a.(\overline{b+c})+(a.b.(c+\overline{b}.\overline{d})+\overline{a.b}).c.\overline{d}$  using rules of Boolean algebra. [3 Marks]

96

B3.

a) A computer system uses 32-bit memory addresses and it has a main memory consisting of 1Gbytes. It has a 4K-byte cache organized in the block-set-associative manner, with 4 blocks per set and 64 bytes per block.

Calculate the number of bits in each of the

i.	Word fields of th	[2 Marks]	
ii.	Set field		[2 Marks]
iii.	Tag field	2 - To Land 11 - 51 - 11	[2 Marks]

- b) Suppose that a computer has a processor with two L1 caches, one for instructions and one for data, and an L2 cache. Let τ be the access time for the two L1 caches. The miss penalties are approximately 15τ for transferring a block from L2 to L1, and 100τ for transferring a block from the main memory to L2. For the purpose of this problem, assume that the hit rates are the same for instructions and data and that the hit rates in the L1 and L2 caches are 0.96 and 0.80, respectively.
  - i. What fractions of accesses miss in both the L1 and L2 caches, thus requiring access to the main memory? [3 Marks]
  - ii. What is the average access time as seen by the processor? [3 Marks]
  - iii. Suppose that the L2 cache has an ideal hit rate of 1. By what factor would this reduce the average memory access time as seen by the processor?

    [2 Marks]

c)

- i. Explain the term bus in computer architecture and describe the three main types of buses used by the CPU. [3 Marks]
- ii. Explain the principle of locality and differentiate between the two kinds of locality in relation to the memory hierarchy [3 Marks]
- iii. What is an advantage of a 3-operand ISA over a 2-operand ISA?[2 Marks]

d)

- i. Describe the defining characteristics of an accumulator-style ISA that distinguishes it from Stack-style ISA. [2 Marks]
- ii. Given a 32-bit Address Microprocessor with Register –Memory Architecture, which uses one address instructions, write an instruction that evaluate the expression X=(A+B)\*(C+D). All operands are residing in memory. [3 Marks]
- iii. Explain DataPath and describe the elements of DataPaths. [3 Marks]