

Lab 5

Shane Sheehan
sheehas1@scss.tcd.ie

Semester II (2017)

1 Latches and Flip Flops

Design a gated S-R flip-flop (latch) Circuit with the following properties:

- This circuit allows inputs to affect the outputs only when $C = 1$
- When $C = 0$, the latch holds the last state value at its output
- Extra Credit: Draw ASM (Algorithmic State Machine) for set dominant S-R flip-flop. Hint: "Set dominant" means illegal state gives an output of 1.