



Coláiste na Tríonóide, Baile Átha Cliath
Trinity College Dublin

Ollscoil Átha Cliath | The University of Dublin

Faculty of Engineering, Mathematics and Science
School of Computer Science & Statistics

Computer Science
Year 2 Examination

Trinity Term 2016

Microprocessor Systems

13 May 2016

RDS Main Hall

14:00 – 16:00

Dr Mike Brady

Instructions to Candidates:

You may not start this examination until you are instructed to do so by the Invigilator.

Attempt **two** questions.

All questions carry equal marks. Each question is marked out of a total of 20 marks.

Materials permitted for this examination:

An ASCII code table (one page) and an ARM Instruction Set Summary (six pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

1. (a) Write a fragment of ARM assembly code to form the sum of 1,000 integers stored from location `ARRAY` upwards and to store the result at location `SUM`. How would you deal with arithmetic overflow? [8 marks]
 - (b) Give an account of what a *cache* is and how caches are organised and managed. [6 marks]
 - (c) Assuming a three-stage pipeline (fetch-decode-execute), a 1 nanosecond processor clock, 10 nanosecond main memory and a cache that can be accessed by the processor instantly, estimate the amount of time it would take to execute the main loop of your code fragment above. Give an account of any problems estimating the time. [6 marks]
-
2. (a) List the different modes available in the ARM processor. What are they for, and how does the ARM processor move between them? Write a fragment of code to put the processor into the user mode. [6 marks]
 - (b) Write an interrupt handler that is called by a quartz crystal-controller clock interrupt every 0.1641417 milliseconds to maintain a seconds counter in location `SECONDS`. Your code must introduce no extra inaccuracies to the time by making any approximations. [14 marks]
-
3. (a) Explain exactly what the *context* of a program is. How does an interrupt handler (or other exception handler) preserve the context of programs when it interrupts a program? [4 marks]
 - (b) Write a fragment of an interrupt handler to save the entire register and CSPR context of a user mode program it has interrupted on the program's own stack. [16 marks]

ASCII Code

Row Number	Column Number							
	000	001	010	011	100	101	110	111
0000	<i>NUL</i>	<i>DLE</i>	␣	0	@	P	`	p
0001	<i>SOH</i>	<i>DC1</i>	!	1	A	Q	a	q
0010	<i>STX</i>	<i>DC2</i>	"	2	B	R	b	r
0011	<i>ETX</i>	<i>DC3</i>	#	3	C	S	c	s
0100	<i>EOT</i>	<i>DC4</i>	\$	4	D	T	d	t
0101	<i>ENQ</i>	<i>NAK</i>	%	5	E	U	e	u
0110	<i>ACK</i>	<i>SYN</i>	&	6	F	V	f	v
0111	<i>BELL</i>	<i>ETB</i>	'	7	G	W	g	w
1000	<i>BS</i>	<i>CAN</i>	(8	H	X	h	x
1001	<i>HT</i>	<i>EM</i>)	9	I	Y	i	y
1010	<i>LF</i>	<i>SUB</i>	*	:	J	Z	j	z
1011	<i>VT</i>	<i>ESC</i>	+	;	K	[k	{
1100	<i>FF</i>	<i>FS</i>	,	<	L	\	l	
1101	<i>CR</i>	<i>GS</i>	-	=	M]	m	}
1110	<i>SO</i>	<i>RS</i>	.	>	N	^	n	~
1111	<i>SI</i>	<i>US</i>	/	?	O	_	o	<i>DEL</i>

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).

The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column **110**, Row **1110**. Hence its ASCII code is **1101110**.

The **Control Code** mnemonics are given in italics above; e.g. *CR* for Carriage Return, *LF* for Line Feed, *BELL* for the Bell, *DEL* for Delete.

The Space is ASCII 0100000, and is shown as ␣ here.

CS2021-1

Key to Tables	
[cond]	Refer to Table Condition Field . Omit for unconditional execution.
<operand2>	Refer to Table Flexible Operand 2 . Shift and rotate are only available as part of Operand2.
<fields>	Refer to Table PSR fields .
<PSR>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)
{S}	Updates condition flags if S present.
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.
QE	Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.
x, y	Four Greater than or Equal flags. Always updated by parallel adds and subtractions.
<immed_8r>	B meaning half-register (15:0), or T meaning (31:16).
{X}	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.
<prefix>	RdX is Rs rotated 16 bits if X present. Otherwise, RdX is Rs.
<p_mode>	Refer to Table Prefixed for Parallel instructions
Rd3m	Refer to Table Processor Modes
	Rd3 for the processor mode specified by <p_mode>

{endianness}	Can be BE (Big Endian) or LE (Little Endian).
<a_mode2>	Refer to Table Addressing Mode 2 .
<a_mode2P>	Refer to Table Addressing Mode 2 (Post-indexed only) .
<a_mode3>	Refer to Table Addressing Mode 3 .
<a_mode4L>	Refer to Table Addressing Mode 4 (Block load or Stack pop) .
<a_mode4S>	Refer to Table Addressing Mode 4 (Block store or Stack push) .
<a_mode5>	Refer to Table Addressing Mode 5 .
<reglist>	A comma-separated list of registers, enclosed in braces { and }. As <reglist>, must not include the PC.
<reglist+PC>	As <reglist>, including the PC.
{I}	Updates base register after data transfer if I present.
+/-	+ or - (+ may be omitted)
\$	Refer to Table ARM architecture versions .
<iflags>	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).
{R}	Rounds result to nearest if R present, otherwise truncates result.

Operation	\$	Assembler	S updates	Q	Action
Arithmetic					
Add					
with carry		ADD{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn + Operand2	
saturating		ADC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn + Operand2 + Carry	
double saturating		QADD{cond} Rd, Rm, Rn		Rd := SAT(Rm + Rn)	
Subtract					
with carry		SUB{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn - Operand2	
reverse subtract		SBC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn - Operand2 - NOT(Carry)	
reverse subtract with carry		RSB{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Operand2 - Rn	
saturating		RSC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Operand2 - Rn - NOT(Carry)	
double saturating		QSUB{cond} Rd, Rm, Rn		Rd := SAT(Rn - Rm)	
Multiply					
and accumulate		OPSDS{cond} Rd, Rm, Rn		Rd := SAT(Rm - SAT(Rn * 2))	
unsigned long		MUL{cond}{S} Rd, Rm, Rs	N Z C*	Rd := (Rm * Rs)[31:0]	
unsigned accumulate long		MULA{cond}{S} Rd, Rm, Rs, Rn	N Z C*	Rd := (Rm * Rs) + (Rn)[31:0]	
unsigned double accumulate long		MULAL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C*	RdHi, RdLo := unsigned(RdHi, RdLo + Rm * Rs)	
Signed multiply long		MULAL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C*	RdHi, RdLo := signed(RdHi + RdLo + Rm * Rs)	
and accumulate long		MULAL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C*	RdHi, RdLo := signed(Rm * Rs)	
16 * 16 bit		SESWTILX{cond} Rd, Rm, Rs		Rd := Rm[X] * Rs[Y]	
32 * 16 bit		SESWTILMY{cond} Rd, Rm, Rs		Rd := (Rm * RsY)[47:16]	
16 * 16 bit and accumulate		SESWTILAXY{cond} Rd, Rm, Rs, Rn		Rd := Rn + Rm[X] * Rs[Y]	
32 * 16 bit and accumulate		SESWTILAMY{cond} Rd, Rm, Rs, Rn		Rd := Rn + (Rm * RsY)[47:16]	
16 * 16 bit and accumulate		SESWTILAXY{cond} RdLo, RdHi, Rm, Rs		RdHi, RdLo := RdHi, RdLo + Rm[X] * Rs[Y]	
Dual signed multiply, add and accumulate		SMULD{X}{cond} Rd, Rm, Rs		Rd := Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]	
Dual signed multiply, add and accumulate long		SMULAD{X}{cond} Rd, Rm, Rs, Rn		Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]	
Dual signed multiply, subtract and accumulate		SMUSD{X}{cond} Rd, Rm, Rs		RdHi, RdLo := RdHi, RdLo + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]	
Dual signed multiply, subtract and accumulate long		SMUSAD{X}{cond} Rd, Rm, Rs, Rn		Rd := Rn + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]	
Signed most significant word multiply and accumulate		SMWTUL{R}{cond} Rd, Rm, Rs		Rd := Rn + Rm[15:0] * RsX[15:0] * RsX[31:16]	
Signed most significant word multiply and subtract		SMWTUL{R}{cond} Rd, Rm, Rs, Rn		RdHi, RdLo := RdHi, RdLo + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]	
Multiply with internal 40-bit accumulate		SMWTLA{R}{cond} Rd, Rm, Rs		Rd := (Rm * Rs)[63:32]	
packed halfword		XSMLAP{cond} Ac, Rm, Rs		Rd := Rn + (Rm * Rs)[63:32]	
Count leading zeroes		XSMLAXY{cond} Rd, Rm		Ac := Ac + Rm * Rs	
		CLZ{cond} Rd, Rm		Ac := Ac + Rm[15:0] * Rs[15:0] + Rm[31:16] * Rs[31:16]	
				Ac := Ac + Rm[X] * Rs[Y]	
				Rd := number of leading zeroes in Rm	

ARM Addressing Modes Quick Reference Card

Operation		\$	Assembler	S updates	Q	GE Action
Parallel arithmetic	Halfword-wise addition	6	<prefix>>ADD16{cond} Rd, Rn, Rm		Q	GE Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]
	Halfword-wise subtraction	6	<prefix>>SUB16{cond} Rd, Rn, Rm		Q	GE Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0]
	Byte-wise addition	6	<prefix>>ADD8{cond} Rd, Rn, Rm		Q	GE Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]
	Byte-wise subtraction	6	<prefix>>SUB8{cond} Rd, Rn, Rm		Q	GE Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]
	Halfword-wise exchange, add, subtract	6	<prefix>>ADDSUBX{cond} Rd, Rn, Rm		Q	GE Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]
	Halfword-wise exchange, subtract, add	6	<prefix>>SUBADX{cond} Rd, Rn, Rm		Q	GE Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]
	Unsigned sum of absolute differences	6	USAD8{cond} Rd, Rn, Rs		Q	Rd := Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
	and accumulate	6	USAD8{cond} Rd, Rn, Rs, Rn		Q	Rd := Rn + Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
Move	Move		MOV{cond} {S} Rd, <Operand2>	N Z C		Rd := Operand2
	NOT		MVN{cond} {S} Rd, <Operand2>	N Z C		Rd := 0xFFFFFFFF EOR Operand2
	PSR to register	3	MRS{cond} Rd, <PSR>			Rd := PSR
	register to PSR	3	MSR{cond} <PSR>_fields, Rm			PSR := Rm (selected bytes only)
	immediate to PSR	3	MSR{cond} <PSR>_fields, #<immed_8r>			PSR := immed_8r (selected bytes only)
	40-bit accumulator to register	XS	MRA{cond} Rdlo, Rdhi, Ac			Rdlo := Ac[31:0], Rdhi := Ac[39:32]
	register to 40-bit accumulator	XS	MAR{cond} Ac, Rdlo, Rdhi			Ac[31:0] := Rdlo, Ac[39:32] := Rdhi
	Copy	6	CPY{cond} Rd, <Operand2>			Rd := Operand2
Logical	Test		TST{cond} Rn, <Operand2>	N Z C		Update CPSR flags on Rn AND Operand2
	Test equivalence		TEQ{cond} Rn, <Operand2>	N Z C		Update CPSR flags on Rn EOR Operand2
	AND		AND{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn AND Operand2
	EOR		EOR{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn EOR Operand2
	ORR		ORR{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn OR Operand2
	Bit Clear		BIC{cond} {S} Rd, Rn, <Operand2>	N Z C		Rd := Rn AND NOT Operand2
	Compare		CMP{cond} Rn, <Operand2>	N Z C V		Update CPSR flags on Rn - Operand2
	negative		CMN{cond} Rn, <Operand2>	N Z C V		Update CPSR flags on Rn + Operand2
Saturate	Signed saturate word, right shift	6	SSAT{cond} Rd, #<sat>, Rm{, ASR <sh>}	Q		Rd := SignedSat(Rm ASR sh), sat, <sat> range 0-31, <sh> range 1-32.
	left shift	6	SSAT{cond} Rd, #<sat>, Rm{, LSL <sh>}	Q		Rd := SignedSat(Rm LSL sh), sat, <sat> range 0-31, <sh> range 0-31.
	Signed saturate two halfwords	6	SSAT16{cond} Rd, #<sat>, Rm	Q		Rd[31:16] := SignedSat(Rm[31:16], sat), <sat> range 0-15.
	Unsigned saturate word, right shift	6	USAT{cond} Rd, #<sat>, Rm{, ASR <sh>}	Q		Rd := UnsignedSat(Rm ASR sh), sat, <sat> range 0-31, <sh> range 1-32.
	left shift	6	USAT{cond} Rd, #<sat>, Rm{, LSL <sh>}	Q		Rd := UnsignedSat(Rm LSL sh), sat, <sat> range 0-31, <sh> range 0-31.
	Unsigned saturate two halfwords	6	USAT16{cond} Rd, #<sat>, Rm	Q		Rd[31:16] := UnsignedSat(Rm[31:16], sat), <sat> range 0-15.

ARM Instruction Set Quick Reference Card

CS2021-1

Operation	Assembler	§	Action	Notes
Pack	Pack halfword bottom + top	6	$Rd[15:0] \leftarrow Rn[15:0], Rd[31:16] \leftarrow (Rn[15:0], sh[31:16], sh[0:31])$	
Signend extend	Pack halfword top + bottom	6	$Rd[31:16] \leftarrow Rn[31:16], Rd[15:0] \leftarrow (Rn[ASR, sh][15:0], sh[1:32])$	
Unsigned extend	Halfword to word	6	$Rd[31:0] \leftarrow SignExtend(Rn[RO, sh][15:0], sh[0:3])$	
Unsigned extend	Two bytes to halfwords	6	$Rd[31:16] \leftarrow SignExtend(Rn[RO, sh][23:16]), Rd[15:0] \leftarrow SignExtend(Rn[RO, sh][7:0], sh[0:3])$	
Unsigned extend	Byte to word	6	$Rd[31:0] \leftarrow SignExtend(Rn[RO, sh][15:0], sh[0:3])$	
Unsigned extend	Halfword to word	6	$Rd[31:16] \leftarrow ZeroExtend(Rn[RO, sh][23:16]), Rd[15:0] \leftarrow ZeroExtend(Rn[RO, sh][7:0], sh[0:3])$	
Unsigned extend	Two bytes to halfwords	6	$Rd[31:0] \leftarrow ZeroExtend(Rn[RO, sh][15:0], sh[0:3])$	
Unsigned extend	Byte to word	6	$Rd[31:0] \leftarrow ZeroExtend(Rn[RO, sh][15:0], sh[0:3])$	
Unsigned extend	Halfword to word, add	6	$Rd[31:16] \leftarrow SignExtend(Rn[RO, sh][23:16]), Rd[15:0] \leftarrow SignExtend(Rn[RO, sh][7:0], sh[0:3])$	
Unsigned extend	Two bytes to halfwords, add	6	$Rd[31:0] \leftarrow SignExtend(Rn[RO, sh][15:0], sh[0:3])$	
Unsigned extend	Byte to word, add	6	$Rd[31:0] \leftarrow SignExtend(Rn[RO, sh][15:0], sh[0:3])$	
Unsigned extend	Halfword to word, add	6	$Rd[31:16] \leftarrow SignExtend(Rn[RO, sh][23:16]), Rd[15:0] \leftarrow SignExtend(Rn[RO, sh][7:0], sh[0:3])$	
Unsigned extend	Two bytes to halfwords, add	6	$Rd[31:0] \leftarrow SignExtend(Rn[RO, sh][15:0], sh[0:3])$	
Unsigned extend	Byte to word, add	6	$Rd[31:0] \leftarrow SignExtend(Rn[RO, sh][15:0], sh[0:3])$	
Unsigned extend	Halfword to word, add	6	$Rd[31:16] \leftarrow SignExtend(Rn[RO, sh][23:16]), Rd[15:0] \leftarrow SignExtend(Rn[RO, sh][7:0], sh[0:3])$	
Unsigned extend	Two bytes to halfwords, add	6	$Rd[31:0] \leftarrow SignExtend(Rn[RO, sh][15:0], sh[0:3])$	
Unsigned extend	Byte to word, add	6	$Rd[31:0] \leftarrow SignExtend(Rn[RO, sh][15:0], sh[0:3])$	
Reverse bytes	In word	6	$Rd[31:24] \leftarrow Rn[7:0], Rd[23:16] \leftarrow Rn[15:8], Rd[15:8] \leftarrow Rn[23:16], Rd[7:0] \leftarrow Rn[31:24]$	
Reverse bytes	In both halfwords	6	$Rd[31:24] \leftarrow Rn[7:0], Rd[23:16] \leftarrow Rn[15:8], Rd[15:8] \leftarrow Rn[23:16], Rd[7:0] \leftarrow Rn[31:24]$	
Reverse bytes	In low halfword, sign extend	6	$Rd[15:8] \leftarrow Rn[7:0], Rd[7:0] \leftarrow Rn[15:8], Rd[31:16] \leftarrow Rn[7] * \&FFFF$	
Select	Select bytes	6	$Rd[7:0] \leftarrow Rn[7:0] \text{ if } GE[0] = 1, \text{ else } Rd[7:0] \leftarrow Rn[7:0]$ $Rd[15:8], Rd[23:16], Rd[31:24] \text{ selected similarly by } GE[1], GE[2], GE[3]$	
Branch	Branch	6	$R15 \leftarrow label$	Label must be within $\pm 32\text{Mb}$ of current instruction.
Branch	with link	6	$R14 \leftarrow \text{address of next instruction, } R15 \leftarrow label$	Label must be within $\pm 32\text{Mb}$ of current instruction.
Branch	and exchange	4T, 5	$R15 \leftarrow Rn, \text{ Change to Thumb if } Rn[0] \text{ is } 1$	Cannot be conditional.
Branch	with link and exchange (1)	5T	$R14 \leftarrow \text{address of next instruction, } R15 \leftarrow label, \text{ Change to Thumb}$	Label must be within $\pm 32\text{Mb}$ of current instruction.
Branch	with link and exchange (2)	5	$R14 \leftarrow \text{address of next instruction, } R15 \leftarrow Rn[31:1]$	Label must be within $\pm 32\text{Mb}$ of current instruction.
Branch	and change to Java state	5L, 6	Change to Java state	
Processor state change	Change processor state	6	Disable specified interrupts, optional change mode.	Cannot be conditional.
Processor state change	Change processor mode	6	Enable specified interrupts, optional change mode.	Cannot be conditional.
Processor state change	Set endianness	6	Set endianness for loads and stores.	Cannot be conditional.
Processor state change	Store return state	6	Set endianness for loads and stores.	Cannot be conditional.
Processor state change	Return from exception	6	Set endianness for loads and stores.	Cannot be conditional.
Processor state change	Breakpoint	6	Set endianness for loads and stores.	Cannot be conditional.
Processor state change	Software interrupt	5	Set endianness for loads and stores.	Cannot be conditional.
Processor state change	No Op	5	Set endianness for loads and stores.	Cannot be conditional.

ARM Addressing Modes Quick Reference Card

Operation		\$	Assembler	Action	Notes
Load	Word		LDRL{cond} Rd, <a_mode2> LDRL{cond} T Rd, <a_mode2P> LDRL{cond} R15, <a_mode2>	Rd := [address] R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1) Rd := ZeroExtended[byte from address]	Rd must not be R15. Rd must not be R15.
	Byte		LDRL{cond} B Rd, <a_mode2> LDRL{cond} BT Rd, <a_mode2P>	Rd := SignExtended[byte from address]	Rd must not be R15. Rd must not be R15.
	signed		LDRL{cond} SH Rd, <a_mode3> LDRL{cond} H Rd, <a_mode3>	Rd := ZeroExtended[halfword from address] Rd := SignExtended[halfword from address]	Rd must not be R15. Rd must not be R15.
	Halfword		LDRL{cond} SH Rd, <a_mode3> LDRL{cond} H Rd, <a_mode3>	Rd := [address], Rd+1 := [address + 4] Load list of registers from [Rn]	Rd must not be R15. Rd must not be R15.
	Doubleword		LDRL{cond} D Rd, <a_mode3> LDRL{cond} D Rd, <a_mode3>	Rd := [address], Rd+1 := [address + 4] Load list of registers from [Rn]	Rd must not be R15. Rd must not be R15.
Load multiple	Pop, or Block data load		LDML{cond} <a_mode4L> Rn{!}, <reglist-PC> LDML{cond} <a_mode4L> Rn{!}, <reglist-PC>	Load registers, R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1)	
	and restore CPSR		LDML{cond} <a_mode4L> Rn{!}, <reglist-PC> LDML{cond} <a_mode4L> Rn, <reglist-PC>	Load registers, branch (§ 5T: and exchange), CPSR := SPSR	
Soft preload	User mode registers		LDML{cond} <a_mode4L> Rn, <reglist-PC>	Load list of User mode registers from [Rn]	Use from exception modes only. Use from privileged modes only. Cannot be conditional.
Load exclusive	Memory system hint	5E*	PLD <a_mode2>	Memory may prepare to load from address	
	Semaphore operation	6	LDREX{cond} Rd, [Rn]	Rd := [Rn], tag address as exclusive access Outstanding tag set if not shared address	Rd, Rn must not be R15.
Store	Word		STR{cond} Rd, <a_mode2> STR{cond} T Rd, <a_mode2P>	[address] := Rd [address] := Rd	
	Byte		STR{cond} B Rd, <a_mode2> STR{cond} BT Rd, <a_mode2P>	[address][7:0] := Rd[7:0] [address][7:0] := Rd[7:0]	
	User mode privilege		STR{cond} H Rd, <a_mode3> STR{cond} SH Rd, <a_mode3>	[address][15:0] := Rd[15:0] [address] := Rd, [address + 4] := Rd+1	
	Halfword		STR{cond} H Rd, <a_mode3> STR{cond} SH Rd, <a_mode3>	[address] := Rd, [address + 4] := Rd+1	Rd must be even, and not R14.
	Doubleword	5E*	STR{cond} D Rd, <a_mode3> STR{cond} D Rd, <a_mode3>	[address] := Rd, [address + 4] := Rd+1	Rd must be even, and not R14.
Store multiple	Push, or Block data store		STML{cond} <a_mode4S> Rn{!}, <reglist> STML{cond} <a_mode4S> Rn{!}, <reglist>	Store list of registers to [Rn] Store list of User mode registers to [Rn]	
	User mode registers		STML{cond} <a_mode4S> Rn{!}, <reglist>	Store list of registers to [Rn]	
Store exclusive	Semaphore operation	6	STREX{cond} Rd, [Rn]	Rd := 0 if successful, else 1	Use from privileged modes only. Rd, Rn, Rn must not be R15.
Swap	Word	3	SWP{cond} Rd, [Rn]	temp := [Rn], [Rn] := Rd, Rd := temp	
	Byte	3	SWPB{cond} B Rd, [Rn]	temp := ZeroExtended([Rn][7:0]), [Rn][7:0] := temp	

ARM Addressing Modes Quick Reference Card

Addressing Mode 2 - Word and Unsigned Byte Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_12>{1}	Equivalent to [Rn,#0]
	Zero offset	[Rn]	
	Register offset	[Rn], +/-Rm {1}	Allowed shifts 0-31
	Scaled register offset	[Rn], +/-Rm, LSL #<shift>{1} [Rn], +/-Rm, LSR #<shift>{1} [Rn], +/-Rm, ASR #<shift>{1} [Rn], +/-Rm, ROR #<shift>{1}	Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	
	Register offset	[Rn], +/-Rm	Allowed shifts 0-31
	Scaled register offset	[Rn], +/-Rm, LSL #<shift> [Rn], +/-Rm, LSR #<shift> [Rn], +/-Rm, ASR #<shift> [Rn], +/-Rm, ROR #<shift>	Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
Addressing Mode 2 (Post-indexed only)			
Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	Equivalent to [Rn,#0]
	Zero offset	[Rn]	
	Register offset	[Rn], +/-Rm	Allowed shifts 0-31
	Scaled register offset	[Rn], +/-Rm, LSL #<shift> [Rn], +/-Rm, LSR #<shift> [Rn], +/-Rm, ASR #<shift> [Rn], +/-Rm, ROR #<shift>	Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8>{1}	Equivalent to [Rn,#0]
	Zero offset	[Rn]	
	Register	[Rn], +/-Rm {1}	
	Immediate offset	[Rn], #+/-<immed_8>	
Post-indexed	Register	[Rn], +/-Rm	
Addressing Mode 4 - Multiple Data Transfer			
Block load		Stack pop	
IA	Increment After	FD	Full Descending
IB	Increment Before	ED	Empty Descending
DA	Decrement After	FA	Full Ascending
DB	Decrement Before	EA	Empty Ascending
Block store		Stack push	
IA	Increment After	EA	Empty Ascending
IB	Increment Before	FA	Full Ascending
DA	Decrement After	ED	Empty Descending
DB	Decrement Before	FD	Full Descending
Addressing Mode 5 - Coprocessor Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8*4>{1}	Equivalent to [Rn,#0]
Post-indexed	Immediate offset	[Rn], #+/-<immed_8*4>	
Unindexed	No offset	[Rn], {8-bit copro. option}	

ARM architecture versions	
n	ARM architecture version n and above.
nT, nJ	T or J variants of ARM architecture version n and above.
M	ARM architecture version 3M, and 4 and above, except XM variants.
nE	All E variants of ARM architecture version n and above.
nE*	E variants of ARM architecture version n and above, except nE variants.
XS	XScale coprocessor instruction

Flexible Operand 2	
Immediate value	#<immed_8>
Logical shift left immediate	Rm, LSL #<shift>
Logical shift right immediate	Rm, LSR #<shift>
Arithmetic shift right immediate	Rm, ASR #<shift>
Rotate right immediate	Rm, ROR #<shift>
Register	Rm, RRRX
Rotate right extended	Rm, RSRX
Logical shift left register	Rm, LSL, Rs
Logical shift right register	Rm, LSR, Rs
Arithmetic shift right register	Rm, ASR, Rs
Rotate right register	Rm, ROR, Rs

PSR fields	
Suffix	Meaning
C	Control field mask byte
F	Flags field mask byte
S	Status field mask byte
X	Extension field mask byte
	PSR[7:0]
	PSR[31:24]
	PSR[23:16]
	PSR[15:8]

Condition Field	
Mnemonic	Description
EQ	Equal
NE	Not equal
CS / HS	Carry Set / Unsigned higher or same
CC / LO	Carry Clear / Unsigned lower
MI	Negative
PL	Positive or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Signed greater than or equal
LT	Signed less than
GT	Signed greater than
LE	Signed less than or equal
AL	Always (normally omitted)
Description (VFP)	
Equal	Not equal, or unordered
Not equal, or unordered	Greater than or equal, or unordered
Greater than or equal, or unordered	Less than
Less than	Greater than or equal, or unordered
Greater than or equal, or unordered	Unordered (at least one NaN operand)
Unordered	Not unordered
Greater than, or unordered	Greater than, or equal
Less than or equal	Less than, or unordered
Signed greater than or equal	Greater than or equal
Signed less than	Less than, or unordered
Signed greater than	Greater than
Signed less than or equal	Less than or equal, or unordered
Always (normally omitted)	Always (normally omitted)

Processor Modes	
16	User
17	FIQ Fast Interrupt
18	IRQ Interrupt
19	Supervisor
23	Abort
27	Undefined
31	System
Prefixes for Parallel Instructions	
S	Signed arithmetic modulo 2 ⁸ or 2 ¹⁶ , sets CPSR GIE bits
Q	Signed saturating arithmetic
SH	Signed arithmetic, halving results
U	Unsigned arithmetic modulo 2 ⁸ or 2 ¹⁶ , sets CPSR GIE bits
UQ	Unsigned saturating arithmetic
UH	Unsigned arithmetic, halving results

ARM Addressing Modes Quick Reference Card

Coprocessor operations	\$	Assembler	Action	Notes
Data operations	2	CDB{cond} <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative data operations	5	CDP2 <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2	MRC{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Alternative move	5	MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MRRCC{cond} <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Alternative two ARM register move	6	MRRC2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	2	MCR{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Alternative move	5	MCR2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MCRRC{cond} <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Alternative two ARM register move	6	MCRR2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Load	2	LDC{cond} <copr>, CRd, <a_modes>	Coprocessor dependent	Cannot be conditional.
Alternative loads	5	LDC2 <copr>, CRd, <a_modes>	Coprocessor dependent	Cannot be conditional.
Store	2	STC{cond} <copr>, CRd, <a_modes>	Coprocessor dependent	Cannot be conditional.
Alternative stores	5	STC2 <copr>, CRd, <a_modes>	Coprocessor dependent	Cannot be conditional.

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001H

Change Log

Issue	Date	By	Change
A	June 1995	BJH	First Release
B	Sept 1996	BJH	Second Release
C	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release
E	Oct 2000	CKS	Fifth Release
F	Sept 2001	CKS	Sixth Release
G	Jan 2003	CKS	Seventh Release
H	Oct 2003	CKS	Eighth Release