UNIVERSITY OF DUBLIN TRINITY COLLEGE

Faculty of Engineering, Mathematics and Science

School of Computer Science & Statistics

Integrated Computer Science Programme Senior Freshman Examination

Trinity Term 2012

Microprocessor Systems

Tuesday May 1 2012

RDS-MAIN

14:00-16:00

Dr Mike Brady

Instructions to Candidates:

Attempt **two** questions. All questions carry equal marks. Each question is scored out of a total of 20 marks.

You may not start this examination until you are instructed to do so by the Invigilator.

Materials permitted for this examination:

An ASCII code table (one page) and an ARM Instruction Set Summary (two pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

- (a) Explain the terms stack-based architecture and register-based architecture.
 What are the relative merits of each? [4 marks]
 - (b) What features distinguish a RISC architecture from a CISC achitecture?

 [4 marks]
 - (c) What is meant by superscalar architecture? How does it relate to the sequential execution semantics of a conventional processor? What problems are there with superscalar architectures? [4 marks]
 - (d) List the components and properties of the *memory hierarchy*, and hence explain why a memory hierarchy seems to be necessary in the first place.
 Describe the function and operation of cache memories. In your answer, discuss the different types of cache organization and replacement polices, and list their advantages and disadvantages.
- 2. (a) What is the difference between polling and interrupt-driven I/O? Compare and contrast the two approaches. [6 marks]
 - (b) Write subroutines to read and debounce a switch input. Imagine the switch is located at bit 12 in an interface at location 0xE0042346. One subroutine should debounce switch closure; the other should debounce switch opening. Explain carefully the logic of how your subroutines cope with switch bounce. [14 marks]

- 3. (a) What are *exceptions*, and what are they for? What causes them, and what happens, in detail, when an exception occurs? [6 marks]
 - (b) What are the differences between an IRQ and a FIQ? [2 marks]
 - (c) Design and write the code for a simple round-robin two-thread scheduler.

 Draw a diagram of the setup, detailing the software components and data structures needed, their function and how they are connected. Explain how the components are meant to work, and write the code necessary to initialise the scheduler's data structures and run the system.

Do not attempt to write the timer initialisation code — assume it has already been set up, and just write a comment in your code where you would finally enable interrupts when everything else is ready. [12 marks]



ASCII Code

	Colum	ın Numb	er					
~	000	001	010	011	100	101	110	111
Row Number								
0000	NUL	DLE	\Diamond	0	<u>@</u>	P	`	p
0001	SOH	DC1	!	1	Α	Q	a	q
0010	STX	DC2	. 11	2	В	R	b	r
0011	ETX	DC3	#	3 .	C	S	c	S
0100	EOT	DC4	\$	4	D	T	d	t
0101	ENQ	NAK	%	5	Е	U	e	u
0110	ACK	SYN	&	6	F	V	f	V
0111	BELL	ETB	•	7	G	W	g	W
1000	BS	CAN	(.	8	Н	X	h	X
1001	HT	EM)	9	I	Y	i	У
1010	LF	SUB	*	:	J	Z	j	Z
1011	VT	ESC	+	;	K	[k	{
1100	FF	FS	,	<	L	\	1	
1101	CR	GS	-	=	M]	m	}
1110	SO	RS	•	>	N	^	n	~
1111	SI	US	/	?	O		O	DEL

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).
The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1

and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column 110, Row 1110. Hence its ASCII code is 1101110.

The **Control Code** mnemonics are given in italics above; e.g. CR for Carriage Return, LF for Line Feed, BELL for the Bell, DEL for Delete.

The Space is ASCII 0100000, and is shown as \(\phi \) here.

ARM7TDMI Instruction Set Summary

Operation	Description	Assembler
Move	Move	MOV{cond}{S} Rd, <oprnd2></oprnd2>
	Move NOT	MVN{cond}{S} Rd, <0prnd2>
	Move SPSR to register	MRS{cond} Rd, SPSR
	Move CPSR to register	MRS{cond} Rd, CPSR
	Move register to SPSR	MSR{cond} SPSR{field}, Rm
	Move register to CPSR	MSR{cond} CPSR{field}, Rm
and the second second	Move immediate to SPSR flags	MSR{cond} SPSR_f, #32bit_Imm
	Move immediate to CPSR flags	MSR{cond} CPSR_f, #32bit_Imm
Arithmetic	Add	ADD{cond}{S} Rd, Rn, <oprnd2></oprnd2>
	Add with carry	ADC(cond)(S) Rd, Rn, <oprnd2></oprnd2>
	Subtract	SUB{cond}{S} Rd, Rn, <oprnd2></oprnd2>
	Subtract with carry	SBC{cond}{S} Rd, Rn, <oprnd2></oprnd2>
	Subtract reverse subtract	RSB{cond}{S} Rd, Rn, <oprnd2></oprnd2>
	Subtract reverse subtract with carry	RSC{cond}{S} Rd, Rn, <oprnd2></oprnd2>
	Multiply	MUL{cond}{S} Rd, Rm, Rs
	Multiply accumulate	MLA{cond}{S} Rd, Rm, Rs, Rn
	Multiply unsigned long	UMULL{cond}{S} RdLo, RdHi, Rm, Rs
	Multiply unsigned accumulate long	UMLAL{cond}{S} RdLo, RdHi, Rm, Rs
	ridicipity dissigned distributions	SMULL{cond}{S} RdLo, RdHi, Rm, Rs
	Multiply signed long	
		SMLAL{cond}{S} RdLo, RdHi, Rm, Rs CMP{cond} Rd, <oprnd2></oprnd2>
	Compare	
	Compare negative	CMN{cond} Rd, <0prnd2>
Logical	Test	TST{cond} Rn, <oprnd2></oprnd2>
	Test equivalence	TEQ{cond} Rn, <oprnd2></oprnd2>
	AND	AND{cond}{S} Rd, Rn, <oprnd2></oprnd2>
	EOR	EOR{cond}{S} Rd, Rn, <oprnd2></oprnd2>
the second second	ORR	ORR{cond}{S} Rd, Rn, <oprnd2></oprnd2>
	Bit clear	BIC{cond}{S} Rd, Rn, <oprnd2></oprnd2>
Branch	Branch	B{cond} label
	Branch with link	BL{cond} label
	Branch and exchange instruction set	BX{cond} Rn
Load	Word	LDR{cond} Rd, <a_mode2></a_mode2>
	Word with user-mode privilege	LDR{cond}T Rd, <a_mode2p></a_mode2p>
	Byte	LDR{cond}B Rd, <amode2></amode2>
	Byte with user-mode privilege	LDR{cond}BT Rd, <a_mode2p></a_mode2p>
	Byte signed	LDR{cond}SB Rd, <a_mode3></a_mode3>
	Halfword	LDR{cond}H Rd, <a_mode3></a_mode3>
REPORT OF THE PROPERTY OF THE	Halfword signed	LDR{cond}SH Rd, <a_mode3></a_mode3>
Multiple block data operat		LDM{cond}IB Rd{!}, <reglist>{^}</reglist>
· · · · · · · · · · · · · · · · · · ·	Increment after	LDM{cond}IA Rd{!}, <reglist>{^}</reglist>
26	Decrement before	LDM{cond}DB Rd{!}, <reglist>{^}</reglist>
	Decrement after	LDM(cond)DA Rd(!), <reglist>{^}</reglist>
	Stack operations	LDM{cond} <a_mode4l> Rd{!}, <reglist></reglist></a_mode4l>
	Stack operations and restore CPSR	LDM{cond} <a_mode4l> Rd{!}, <reglist+pc>^</reglist+pc></a_mode4l>
		LDM{cond} <a_mode4l> Rd{!}, <reglist>^</reglist></a_mode4l>
64	User registers	STR{cond} Rd, <a_mode2></a_mode2>
Store	Word	STR{cond}T Rd, <a_mode2p></a_mode2p>
	Word with User-mode privilege	STR{cond}B Rd, <a_mode2></a_mode2>
	Byte	
	Byte with User-mode privilege	STR{cond}BT Rd, <a_mode2p></a_mode2p>
	Halfword	STR{cond}H Rd, <a_mode3></a_mode3>
	Multiple	-
	Block data operations	<u> </u>
	Increment before	STM{cond}IB Rd{!}, <reglist>{^}</reglist>
	Increment after	STM{cond}IA Rd{!}, <reglist>{^}</reglist>
	Decrement before	STM{cond}DB Rd{!}, <reglist>{^}</reglist>
	Decrement after	STM{cond}DA Rd{!}, <reglist>{^}</reglist>
	Stack operations	STM{cond} <a_mode4s> Rd{!}, <reglist></reglist></a_mode4s>
	User registers	STM{cond} <a_mode4s> Rd{!}, <reglist>^</reglist></a_mode4s>
Swap	Word	SWP{cond} Rd, Rm, [Rn]
	Byte	SWP{cond}B Rd, Rm, [Rn]
Coprocessors	Data operations	CDP{cond} p <cpnum>, <op1>, CRd, CRn, CRm, <op2></op2></op1></cpnum>
		r MRC{cond} p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>
	Move to coprocessor from ARM registe	
	Load	LDC{cond} p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>
	Store	STC{cond} p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>
C-4	3.01 €	SWI 24bit_Imm
Software Interrupt		P

Source: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0234b/i1010871.html, March 2011

ARM7TDMI Instruction Set Summary

Addressing Mode 2. <a mode2>

Operation	Assembler
Immediate offset	[Rn, #+/-12bit_Offset]
Register offset	[Rn, +/-Rm]
Scaled register offset	[Rn, +/-Rm, LSL #5bit_shift_imm]
	[Rn, +/-Rm, LSR #5bit_shift_imm]
The second secon	[Rn, +/-Rm, ASR #5bit_shift_imm]
	[Rn, +/-Rm, ROR #5bit_shift_imm]
	[Rn, +/-Rm, RRX]
Pre-indexed Immediate offset	[Rn, #+/-12bit_Offset]!
Pre-Indexed register offset	[Rn, +/-Rm]!
Pre-indexed scaled register offset	[Rn, +/-Rm, LSL #5bit_shift_imm]
	[Rn, +/-Rm, LSR #5bit_shift_imm]
	[Rn, +/-Rm, ASR #5bit_shift_imm]
	[Rn, +/-Rm, ROR #5bit_shift_imm]
46	[Rn, +/-Rm, RRX]!
Post-Indexed Immediate offset	[Rn], #+/-12bit_Offset
Post-Indexed register offset	[Rn], +/-Rm
Post-indexed scaled register offset	[Rn], +/-Rm, LSL #5bit_shift_imm
	[Rn], +/-Rm, LSR #5bit_shift_imm
	[Rn], +/-Rm, ASR #5bit_shift_imm
	[Rn], +/-Rm, ROR #Sbit_shift_imm
	[Rn, +/-Rm, RRX]

Addressing Mode 2 (Privileged), <a_mode2P>

Operation	Assembler
Immediate offset	[Rn, #+/-12bit_Offset]
Register offset	[Rn, +/-Rm]
Scaled register offset	[Rn, +/-Rm, LSL #Sbit_shift_imm]
	[Rn, +/-Rm, LSR #5bit_shift_imm]
	[Rn, +/-Rm, ASR #5bit_shift_imm]
	[Rn, +/-Rm, ROR #5bit_shift_imm]
100	[Rn, +/-Rm, RRX]
Post-Indexed Immediate offset	[Rn], #+/-12bit_Offset
Post-indexed register offset	[Rn], +/-Rm
Post-indexed scaled register offset	[Rn], +/-Rm, LSL #5bit_shift_imm
7	[Rn], +/-Rm, LSR #Sbit_shift_imm
	[Rn], +/-Rm, ASR #5bit_shift_imm
100	[Rn], +/-Rm, ROR #5bit_shift_imm
	[Rn, +/-Rm, RRX]

Operation	Assembler
Immediate offset	[Rn, #+/-8bit_Offset]
Pre-Indexed	[Rn, #+/-8bit_Offset]!
Post-indexed	[Rn], #+/-8bit_Offset
Register	[Rn, +/-Rm]
Pre-Indexed	[Rn, +/-Rm]!
Post-Indexed	[Rn], +/-Rm

Addressing Wode 4 (Loadj, <a_mode4l></a_mode4l>
Addressing mode	Stack type
IA Increment after	FD Full descending
IB Increment before	ED Empty descending
DA Decrement after	FA Full ascending
DB Decrement before	EA Empty ascending

Addressing mode	Stack type
IA Increment after	EA Empty ascending
IB Increment before	FA Full ascending
DA Decrement after	ED Empty descending
DB Decrement before	FD Full descending

Operation	Assembler
Immediate offset	[Rn, #+/-(8bit_Offset*4)]
Pre-Indexed	[Rn, #+/-(8bit_Offset*4)]!
Post-Indexed	[Rn], #+/-(8bit_Offset*4)

Operand 2, <Oprnd2>

Operation	Assembler
Immediate value	#32bit_Imm
Logical shift left	Rm, LSL #5bit_Imm
Logical shift right	Rm, LSR #5bit_Imm
Arithmetic shift right	Rm, ASR #5bit_Imm
Rotate right	Rm, ROR #5bit_Imm
Register	Rm
Logical shift left	Rm, LSL Rs
Logical shift right	Rm, LSR Rs
Arithmetic shift right	Rm, ASR Rs
Rotate right	Rm, ROR Rs
Rotate right extended	Rm, RRX

	r rorday (mora)
Suffix	Sets
_c	Control field mask bit (bit 3)
	Flags field mask bit (bit 0)
_5	Status field mask bit (bit 1)
	Extension field mask hit (hit 2)

Condition fields, {cond}

SUTTEX	Description
EQ	Equal
NE	Not equal
CS	Unsigned higher, or same
cc	Unsigned lower
MI	Negative
PL	Positive, or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower, or same
- GE	Greater, or equal
LT	Less than
ਗ	Greater than
LE	Less than, or equal
AL	Always

Source: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0234b/i1010871.html, March 2011