

UNIVERSITY OF DUBLIN TRINITY COLLEGE

Faculty of Engineering, Mathematics and Science

School of Computer Science & Statistics

**Integrated Computer Science
Year 2 Examination**

Trinity Term 2013

Microprocessor Systems

Monday April 29, 2013

Sports Centre (455)

09:30–11:30

Dr Mike Brady

Instructions to Candidates:

Attempt **two** questions. All questions carry equal marks. Each question is scored out of a total of 20 marks.

You may not start this examination until you are instructed to do so by the Invigilator.

Materials permitted for this examination:

An ASCII code table (one page) and an ARM Instruction Set Summary (six pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

1. (a) Explain how a pipelined architecture can speed up the execution of instructions on a processor. Explain the issues that can slow a pipeline down and discuss ways of getting around some of these problems.


[10 marks]

- (b) List the components and properties of the *memory hierarchy*, and hence explain why a memory hierarchy seems to be necessary in the first place. Describe the function and operation of cache memories. In your answer, discuss the different types of cache organization and replacement policies, and list their advantages and disadvantages.

[10 marks]

2. (a) Two ways to detect activity on peripheral interfaces are by *polling* and by *interrupt handling*. Briefly explain both approaches, and explain the difference between them. [5 marks]

- (b) Imagine you have a 16-key keypad (see diagram) where the keys are arranged as a four-by-four square, interfaced to your computer at location 0xE0F05204, providing a 2-of-8 code for each key. When a key is pressed, the value of its row line and its column line, which are normally 1, are pulled down to 0.



When a key is pressed, it *bounces*; as it changes state (from open to closed or from closed to open), the springiness and inertia of the moving parts combine to make the electronic contacts open and close rapidly and irregularly for a short period, less than 5 milliseconds, making the output code change rapidly before finally settling down its true value.

Write a polling subroutine that reliably returns, in R0, the ASCII code of a key when it is pressed. Explain clearly how your subroutine works.

[15 marks]

3. (a) What are the differences between an IRQ and a FIQ? [2 marks]
- (b) What is meant by latency in the context of an interrupt handler. [2 marks]
- (c) Explain the difference between vectored and non-vectored interrupt handling. Which is better? [4 marks]
- (d) Design and write the code for a main program and an interrupt handler, to make an LED flash a particular number of times. The interrupt handler is called by a timer interrupt every one millisecond (1 ms). Each flash of the LED should consist of 60 ms of the LED being lit followed by 40 ms of the LED being off; thus, for example, it would take 5 seconds to flash the LED 50 times. When the LED has flashed the required number of times, it should remain dim for a further 500 ms.

Do not attempt to write the timer initialisation code. Assume it has already been set up—your code doesn't have to do any further setup. Just write a comment in your code where you would finally enable interrupts when everything else in your code is ready.

Likewise, assume the interface to the LED has already been set up. To turn on the LED, write a 1 to bit 7 of location 0x0E004003A; to turn it off, write a 0. [12 marks]

ASCII Code

Row Number	Column Number							
	000	001	010	011	100	101	110	111
0000	<i>NUL</i>	<i>DLE</i>	◇	0	@	P	`	p
0001	<i>SOH</i>	<i>DC1</i>	!	1	A	Q	a	q
0010	<i>STX</i>	<i>DC2</i>	"	2	B	R	b	r
0011	<i>ETX</i>	<i>DC3</i>	#	3	C	S	c	s
0100	<i>EOT</i>	<i>DC4</i>	\$	4	D	T	d	t
0101	<i>ENQ</i>	<i>NAK</i>	%	5	E	U	e	u
0110	<i>ACK</i>	<i>SYN</i>	&	6	F	V	f	v
0111	<i>BELL</i>	<i>ETB</i>	'	7	G	W	g	w
1000	<i>BS</i>	<i>CAN</i>	(8	H	X	h	x
1001	<i>HT</i>	<i>EM</i>)	9	I	Y	i	y
1010	<i>LF</i>	<i>SUB</i>	*	:	J	Z	j	z
1011	<i>VT</i>	<i>ESC</i>	+	;	K	[k	{
1100	<i>FF</i>	<i>FS</i>	,	<	L	\	l	
1101	<i>CR</i>	<i>GS</i>	-	=	M]	m	}
1110	<i>SO</i>	<i>RS</i>	.	>	N	^	n	~
1111	<i>SI</i>	<i>US</i>	/	?	O	_	o	<i>DEL</i>

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).

The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column **110**, Row **1110**. Hence its ASCII code is **1101110**.

The **Control Code** mnemonics are given in italics above; e.g. *CR* for Carriage Return, *LF* for Line Feed, *BELL* for the Bell, *DEL* for Delete.

The Space is ASCII 0100000, and is shown as ◇ here.

Key to Tables		
{cond}	Refer to Table Condition Field . Omit for unconditional execution.	{endianness}
<operand2>	Refer to Table Flexible Operand 2 . Shift and rotate are only available as part of Operand2.	<a_mode2>
<fields>	Refer to Table PSR fields .	<a_mode2p>
<PSR>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)	<a_mode3>
{S}	Updates condition flags if S present.	<a_mode4>
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.	<a_mode4s>
GE	Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.	<a_mode5>
xx, yy	Four Greater than or Equal flags. Always updated by parallel adds and subtracts.	<reglist1>
<timed_8tr>	B meaning half-register [15:0], or T meaning [31:16].	<reglist1+PC>
{X}	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.	{I}
<prefix>	RsX is Rs rotated 16 bits if X present. Otherwise, RsX is Rs.	+/-
<p_mode>	Refer to Table Prefixes for Parallel Instructions	\$
<p_mode>	Refer to Table Processor Modes	<iflags>
R13m	R13 for the processor mode specified by <p_mode>	{R}

Operation	S	Assembler	S updates	Q	Action
Add					
with carry		ADD{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn + Operand2
saturating		ADC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn + Operand2 + Carry
double saturating		5E QDAD{cond} Rd, Rm, Rn		Q	Rd := SAT(Rn + Rm)
Subtract					
with carry		SUB{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn - Operand2
reverse subtract		SBC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Rn - Operand2 - NOT(Carry)
reverse subtract with carry		RSB{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Operand2 - Rn
saturating		RSC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Q	Rd := Operand2 - Rn - NOT(Carry)
double saturating		5E SUB{cond} Rd, Rm, Rn		Q	Rd := SAT(Rn - Rm)
Multiply					
and accumulate		5E QDSD{cond} Rd, Rm, Rn	N Z C*	Q	Rd := SAT(Rm - SAT(Rn * 2))
unsigned long		2 MUL{cond}{S} Rd, Rm, Rs	N Z C*	Q	Rd := (Rm * Rs)[31:0]
unsigned accumulate long		MUL{cond}{S} Rd, Rm, Rs, Rn	N Z C*	Q	Rd := ((Rm * Rs) + Rn)[31:0]
unsigned double accumulate long		M UMLA{cond}{S} RdLo, RdHi, Rm, Rs	N Z C* V*	Q	RdHi, RdLo := unsigned(RdHi, RdLo + Rm * Rs)
Signed multiply long		6 UMLA{cond}{S} RdLo, RdHi, Rm, Rs	N Z C* V*	Q	RdHi, RdLo := unsigned(RdHi + RdLo + Rm * Rs)
and accumulate long		M SMUL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C* V*	Q	RdHi, RdLo := signed(Rm * Rs)
16 * 16 bit		5E SMULXY{cond} Rd, Rm, Rs		Q	Rd := Rm[x] * Rs[y]
32 * 16 bit		5E SMULY{cond} Rd, Rm, Rs		Q	Rd := (Rm * Rs[y])[47:16]
16 * 16 bit and accumulate		5E SMILAXY{cond} Rd, Rm, Rs, Rn		Q	Rd := Rn + Rm[x] * Rs[y]
32 * 16 bit and accumulate		5E SMILAY{cond} Rd, Rm, Rs, Rn		Q	Rd := Rn + (Rm * Rs[y])[47:16]
16 * 16 bit and accumulate long		5E SMILAXY{cond} RdLo, RdHi, Rm, Rs		Q	RdHi, RdLo := RdHi, RdLo + Rm[x] * Rs[y]
Dual signed multiply, add and accumulate		6 SMULD{X}{cond} Rd, Rm, Rs		Q	Rd := Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
and accumulate long		6 SMILAD{X}{cond} Rd, Rm, Rs, Rn		Q	Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Dual signed multiply, subtract and accumulate		6 SMUSD{X}{cond} Rd, Rm, Rs		Q	RdHi, RdLo := RdHi, RdLo + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Signed most significant word multiply and accumulate		6 SMUTSD{X}{cond} RdHi, RdLo, Rm, Rs		Q	Rd := (Rm * Rs)[63:32]
Multiply with internal 40-bit accumulate packed halfword		6 SMUTLA{R}{cond} Rd, Rm, Rs		Q	Rd := Rn + (Rm * Rs)[63:32]
and subtract		6 SMUTS{R}{cond} Rd, Rm, Rs, Rn		Q	Rd := Rn - (Rm * Rs)[63:32]
Count leading zeroes		5 CLZ{cond} Rd, Rm		Q	Rd := number of leading zeroes in Rm

ARM Addressing Modes Quick Reference Card

CS2021-1

Operation	Assembler	S updates	Q	GE Action
Parallel arithmetic				
Halfword-wise addition	<prefix>ADDI{cond} Rd, Rn, Rm		GE	Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rd[15:0] + Rm[15:0]
Halfword-wise subtraction	<prefix>SUBI{cond} Rd, Rn, Rm		GE	Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rd[15:0] - Rm[15:0]
Byte-wise addition	<prefix>ADDB{cond} Rd, Rn, Rm		GE	Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]
Byte-wise subtraction	<prefix>SUBB{cond} Rd, Rn, Rm		GE	Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]
Halfword-wise exchange, add, subtract	<prefix>ADDSUBX{cond} Rd, Rn, Rm		GE	Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]
Halfword-wise exchange, subtract, add	<prefix>SUBADX{cond} Rd, Rn, Rm		GE	Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]
Unsigned sum of absolute differences and accumulate	USADB{cond} Rd, Rm, Rs			Rd := Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
	USADA{cond} Rd, Rm, Rs, Rn			Rd := Rn + Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
Move				
Move	MOV{cond}{s} Rd, <Operand2>	N Z C		Rd := Operand2
NOT	MVN{cond}{s} Rd, <Operand2>	N Z C		Rd := 0xFFFFFFFF EOR Operand2
PSR to register	MRS{cond} Rd, <PSR>			Rd := PSR
register to PSR	MSR{cond} <PSR>_fields, Rm			PSR := Rm (selected bytes only)
immediate to PSR	MSR{cond} <PSR>_fields, #immed_8r			PSR := immed_8r (selected bytes only)
40-bit accumulator to register	XSR{cond} RdLo, RdHi, Ac			RdLo := Ac[31:0], RdHi := Ac[39:32]
register to 40-bit accumulator	XSR{cond} Ac, RdLo, RdHi			Ac[31:0] := RdLo, Ac[39:32] := RdHi
Copy	COPY{cond} Rd, <Operand2>			Rd := Operand2
Logical				
Test	TST{cond} Rn, <Operand2>	N Z C		Update CPSR flags on Rn AND Operand2
Test equivalence	TBQ{cond} Rn, <Operand2>	N Z C		Update CPSR flags on Rn EOR Operand2
AND	AND{cond}{s} Rd, Rn, <Operand2>	N Z C		Rd := Rn AND Operand2
EOR	EOR{cond}{s} Rd, Rn, <Operand2>	N Z C		Rd := Rn EOR Operand2
ORR	ORR{cond}{s} Rd, Rn, <Operand2>	N Z C		Rd := Rn OR Operand2
Bit Clear	BIC{cond}{s} Rd, Rn, <Operand2>	N Z C		Rd := Rn AND NOT Operand2
Compare				
Compare	CMN{cond} Rn, <Operand2>	N Z C V		Update CPSR flags on Rn - Operand2
negative	CMN{cond} Rn, <Operand2>	N Z C V		Update CPSR flags on Rn + Operand2
Saturate				
Signed saturate word, right shift	SSAT{cond} Rd, #<sat>, Rm{, ASR <sh>}	Q		Rd := SignedSat(Rm ASR sh, sat, <sat> range 0-31, <sh> range 1-32.
left shift	SSAT{cond} Rd, #<sat>, Rm{, LSL <sh>}	Q		Rd := SignedSat(Rm LSL sh, sat, <sat> range 0-31, <sh> range 0-31.
Signed saturate two halfwords	SSAT16{cond} Rd, #<sat>, Rm	Q		Rd[31:16] := SignedSat(Rm[31:16], sat, <sat> range 0-15.
Unsigned saturate word, right shift	USAT{cond} Rd, #<sat>, Rm{, ASR <sh>}	Q		Rd := UnsignedSat(Rm ASR sh, sat, <sat> range 0-31, <sh> range 1-32.
left shift	USAT{cond} Rd, #<sat>, Rm{, LSL <sh>}	Q		Rd := UnsignedSat(Rm LSL sh, sat, <sat> range 0-31, <sh> range 0-31.
Unsigned saturate two halfwords	USAT16{cond} Rd, #<sat>, Rm	Q		Rd[31:16] := UnsignedSat(Rm[31:16], sat, <sat> range 0-15.

ARM Instruction Set Quick Reference Card

CS2021-1

Operation	Assembler	\$	Action	Notes
Pack	Pack halfword bottom + top	6	PKHBT{cond} Rd, Rn, Rm{, LSL #<sh>}	
Signed extend	Pack halfword top + bottom	6	PKHTB{cond} Rd, Rn, Rm{, ASR #<sh>}	
Signed extend	Halfword to word	6	SXTBH{cond} Rd, Rm{, ROR #<sh>}	
Signed extend	Two bytes to halfwords	6	SXTB{cond} Rd, Rm{, ROR #<sh>}	
Unsigned extend	Byte to word	6	SXTB{cond} Rd, Rm{, ROR #<sh>}	
Unsigned extend	Halfword to word	6	UXTBH{cond} Rd, Rm{, ROR #<sh>}	
Unsigned extend	Two bytes to halfwords	6	UXTB{cond} Rd, Rm{, ROR #<sh>}	
Signed extend with add	Byte to word	6	UXTB{cond} Rd, Rm{, ROR #<sh>}	
Signed extend with add	Halfword to word, add	6	SXTABH{cond} Rd, Rn, Rm{, ROR #<sh>}	
Signed extend with add	Two bytes to halfwords, add	6	SXTAB{cond} Rd, Rn, Rm{, ROR #<sh>}	
Unsigned extend with add	Byte to word, add	6	SXTAB{cond} Rd, Rn, Rm{, ROR #<sh>}	
Unsigned extend with add	Halfword to word, add	6	UXTABH{cond} Rd, Rn, Rm{, ROR #<sh>}	
Unsigned extend with add	Two bytes to halfwords, add	6	UXTAB{cond} Rd, Rn, Rm{, ROR #<sh>}	
Reverse bytes	Byte to word, add	6	UXTAB{cond} Rd, Rn, Rm{, ROR #<sh>}	
Reverse bytes	In word	6	REV{cond} Rd, Rm	
Reverse bytes	In both halfwords	6	REV16{cond} Rd, Rm	
Reverse bytes	In low halfword, sign extend	6	REVSH{cond} Rd, Rm	
Select	Select bytes	6	SEL{cond} Rd, Rn, Rm	
Branch	Branch	B{cond} label	R15 := label	label must be within ±32Mb of current instruction.
Branch	with link	BL{cond} label	R14 := address of next instruction. R15 := label	label must be within ±32Mb of current instruction.
Branch	and exchange	4T,5 BX{cond} Rm	R15 := Rm. Change to Thumb if Rm[0] is 1	Cannot be conditional.
Branch	with link and exchange (1)	5T BLX label	R14 := address of next instruction. R15 := label. Change to Thumb	label must be within ±32Mb of current instruction.
Branch	with link and exchange (2)	5 BLX{cond} Rm	R14 := address of next instruction. R15 := Rm[3:1]	Cannot be conditional.
Branch	and change to Java state	5T,6 BXC{cond} Rm	Change to Thumb if Rm[0] is 1 Change to Java state	Cannot be conditional.
Processor state change	Change processor state	6 CPSID <flags> {, #<p_mode>}	Disable specified interrupts, optional change mode.	Cannot be conditional.
Processor state change	Change processor mode	6 CPSIE <flags> {, #<p_mode>}	Enable specified interrupts, optional change mode.	Cannot be conditional.
Processor state change	Set endianness	6 CPS #<p_mode>	Set endianness for loads and saves.	Cannot be conditional.
Processor state change	Set endianness	6 SETEND <endianness>	<endianness> can be BE (Big Endian) or LE (Little Endian).	Cannot be conditional.
Processor state change	Store return state	6 SRS<a_mode4> #<p_mode>{,}	[R13m] := R14, [R13m + 4] := CPSR	Cannot be conditional.
Processor state change	Return from exception	6 RFE<a_mode4> Rn{,}	PC := [Rn], CPSR := [Rn + 4]	Cannot be conditional.
Processor state change	Breakpoint	5 BKPT <immed, 16>	Prefetch abort or enter debug state.	Cannot be conditional.
Software interrupt	Software interrupt	SWT{cond} <immed_24>	Software interrupt processor exception.	24-bit value encoded in instruction.
No Op	No operation	5 NOP	None	

ARM Addressing Modes Quick Reference Card

Operation		\$	Assembler	Action	Notes
Load	Word User mode privilege branch (§ 5T: and exchange)		LDR{cond} Rd, <a_mode2> LDR{cond} T Rd, <a_mode2P> LDR{cond} R15, <a_mode2>	Rd := [address] R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1) Rd := ZeroExtend[byte from address]	Rd must not be R15. Rd must not be R15.
	Byte User mode privilege		LDR{cond} B Rd, <a_mode2> LDR{cond} Bt Rd, <a_mode2P>	Rd := SignExtend[byte from address]	Rd must not be R15.
	signed Halfword	4	LDR{cond} SH Rd, <a_mode3> LDR{cond} H Rd, <a_mode3>	Rd := ZeroExtend[halfword from address]	Rd must not be R15.
	signed Halfword	4	LDR{cond} SH Rd, <a_mode3> LDR{cond} H Rd, <a_mode3>	Rd := SignExtend[halfword from address]	Rd must not be R15.
Load multiple	Doubleword Pop, or Block data load return (and exchange)	5F*	LDR{cond} D Rd, <a_mode3> LDM{cond} <a_mode4L> Rn{!}, <reglist-PC> LDM{cond} <a_mode4L> Rn{!}, <reglist-PC>	Rd := [address], R(d+1) := [address + 4] Load list of registers from [Rn] Load registers, R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1)	Rd must be even, and not R14.
	and restore CPSR User mode registers Memory system hint		LDM{cond} <a_mode4L> Rn{!}, <reglist-PC> LDM{cond} <a_mode4L> Rn, <reglist-PC> PLD <a_mode2>	Load registers, branch (§ 5T: and exchange), CPSR := SPSR Load list of User mode registers from [Rn] Memory may prepare to load from address	Use from exception modes only. Use from privileged modes only. Cannot be conditional.
	Soft preload Memory system hint	5E*	LDR{cond} Rd, [Rn]	Rd := [Rn], tag address as exclusive access Outstanding tag set if not shared address	Rd, Rn must not be R15.
	Load exclusive Semaphore operation	6	LDR{cond} Rd, [Rn]		
Store	Word User mode privilege		STR{cond} Rd, <a_mode2> STR{cond} T Rd, <a_mode2P>	[address] := Rd [address][7:0] := Rd[7:0]	
	Byte User mode privilege		STR{cond} B Rd, <a_mode2> STR{cond} Bt Rd, <a_mode2P>	[address][7:0] := Rd[7:0]	
	Halfword User mode privilege	4	STR{cond} H Rd, <a_mode3> STR{cond} SH Rd, <a_mode3>	[address][15:0] := Rd[15:0]	
	Doubleword Push, or Block data store User mode registers	5F*	STR{cond} D Rd, <a_mode3> STM{cond} <a_mode4S> Rn{!}, <reglist> STM{cond} <a_mode4S> Rn{!}, <reglist> STREX{cond} Rd, Rm, [Rn]	[address] := Rd, [address + 4] := R(d+1) Store list of registers to [Rn] Store list of User mode registers to [Rn] [Rn] := Rn if allowed, Rd := 0 if successful, else 1	Rd must be even, and not R14. Use from privileged modes only. Rd, Rm, Rn must not be R15.
Store exclusive Semaphore operation		6	STREX{cond} Rd, Rm, [Rn]		
Swap	Word	3	SWP{cond} Rd, Rm, [Rn]	temp := [Rn], [Rn] := Rm, Rd := temp	
	Byte	3	SWB{cond} B Rd, Rm, [Rn]	temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rm[7:0], Rd := temp	

ARM Addressing Modes Quick Reference Card

CS2021-1

Addressing Mode 2 - Word and Unsigned Byte Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_12> {i}	Equivalent to [Rn,#0]
	Zero offset	[Rn]	
	Register offset	[Rn], +/-Rn {i}	
	Scaled register offset	[Rn], +/-Rn, LSL #<shift> {i} [Rn], +/-Rn, LSR #<shift> {i} [Rn], +/-Rn, ASR #<shift> {i} [Rn], +/-Rn, ROR #<shift> {i}	Allowed shifts 0-31 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	
	Register offset	[Rn], +/-Rn	
	Scaled register offset	[Rn], +/-Rn, LSL #<shift> [Rn], +/-Rn, LSR #<shift> [Rn], +/-Rn, ASR #<shift> [Rn], +/-Rn, ROR #<shift>	Allowed shifts 0-31 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
Addressing Mode 2 (Post-indexed only)			
Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	Equivalent to [Rn,#0]
	Zero offset	[Rn]	
	Register offset	[Rn], +/-Rn	
	Scaled register offset	[Rn], +/-Rn, LSL #<shift> [Rn], +/-Rn, LSR #<shift> [Rn], +/-Rn, ASR #<shift> [Rn], +/-Rn, ROR #<shift>	Allowed shifts 0-31 Allowed shifts 1-32 Allowed shifts 1-32 Allowed shifts 1-31
Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8> {i}	Equivalent to [Rn,#0]
	Zero offset	[Rn]	
	Register	[Rn], +/-Rn {i}	
Post-indexed	Immediate offset	[Rn], #+/-<immed_8>	
	Register	[Rn], +/-Rn	
Addressing Mode 4 - Multiple Data Transfer			
Block load		Stack pop	
IA	Increment After	FD	Full Descending
IB	Increment Before	ED	Empty Descending
DA	Decrement After	FA	Full Ascending
DB	Decrement Before	EA	Empty Ascending
Block store		Stack push	
IA	Increment After	EA	Empty Ascending
IB	Increment Before	FA	Full Ascending
DA	Decrement After	ED	Empty Descending
DB	Decrement Before	FD	Full Descending
Addressing Mode 5 - Coprocessor Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8*4> {i}	Equivalent to [Rn,#0]
	Zero offset	[Rn]	
Post-indexed	Immediate offset	[Rn], #+/-<immed_8*4>	
Unindexed	No offset	[Rn], {8-bit copro. option}	

ARM architecture versions	
<i>n</i>	ARM architecture version <i>n</i> and above.
<i>nT, nJ</i>	T or J variants of ARM architecture version <i>n</i> and above.
<i>M</i>	ARM architecture version 3M, and 4 and above, except xM variants.
<i>nE</i>	All E variants of ARM architecture version <i>n</i> and above.
<i>nE*</i>	E variants of ARM architecture version <i>n</i> and above, except xP variants.
<i>XS</i>	XScale coprocessor instruction

Flexible Operand 2	
Immediate value	#<immed_8r>
Logical shift left immediate	Rm, LSL #<shift>
Logical shift right immediate	Rm, LSR #<shift>
Arithmetic shift right immediate	Rm, ASR #<shift>
Rotate right immediate	Rm, ROR #<shift>
Register	Rm
Rotate right extended	Rm, RRX
Logical shift left register	Rm, LSL Rs
Logical shift right register	Rm, LSR Rs
Arithmetic shift right register	Rm, ASR Rs
Rotate right register	Rm, ROR Rs

PSR fields	
Suffix	Meaning
C	Control field mask byte
F	Flags field mask byte
S	Status field mask byte
X	Extension field mask byte
	PSR[7:0]
	PSR[31:24]
	PSR[23:16]
	PSR[15:8]

Condition Field	
Mnemonic	Description
EQ	Equal
NE	Not equal
CS / HS	Carry Set / Unsigned higher or same
CC / LO	Carry Clear / Unsigned lower
MI	Negative
PL	Positive or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Signed greater than or equal
LT	Signed greater than
GT	Signed less than
LE	Signed less than or equal
AL	Always (normally omitted)
Description (VFP)	
Equal	Equal
Not equal	Not equal, or unordered
Greater than or equal, or unordered	Greater than or equal, or unordered
Less than	Less than
Greater than or equal, or unordered	Greater than or equal, or unordered
Unordered (at least one NaN operand)	Unordered
Not unordered	Greater than, or unordered
Less than or equal	Less than or equal
Greater than or equal	Greater than or equal
Less than, or unordered	Less than, or unordered
Greater than	Greater than
Less than or equal, or unordered	Less than or equal, or unordered
Always (normally omitted)	Always (normally omitted)

Processor Modes	
16	User
17	FIQ Fast Interrupt
18	IRQ Interrupt
19	Supervisor
23	Abort
27	Undefined
31	System
Prefixes for Parallel Instructions	
S	Signed arithmetic modulo 2 ⁸ or 2 ¹⁶ , sets CPSR GE bits
Q	Signed saturating arithmetic
SH	Signed arithmetic, halving results
U	Unsigned arithmetic modulo 2 ⁸ or 2 ¹⁶ , sets CPSR GE bits
UQ	Unsigned saturating arithmetic
UH	Unsigned arithmetic, halving results

ARM Addressing Modes
Quick Reference Card

Coprocessor operations	\$	Assembler	Action	Notes
Data operations	2	CDP{cond} <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative data operations	5	CDP2 <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2	MRC{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative move	5	MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5F*	MRRC{cond} <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	
Alternative two ARM register move	6	MRRC2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	2	MCR{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative move	5	MCR2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5F*	MCRRC{cond} <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	
Alternative two ARM register move	6	MCRRC2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Load	2	LDC{cond} <copr>, CRd, <a_mode5>	Coprocessor dependent	
Alternative loads	5	LDC2 <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Store	2	STC{cond} <copr>, CRd, <a_mode5>	Coprocessor dependent	
Alternative stores	5	STC2 <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001H

Change Log

Issue	Date	By	Change
A	June 1995	BJH	First Release
B	Sept 1996	BJH	Second Release
C	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release
E	Oct 2000	CKS	Fifth Release
F	Sept 2001	CKS	Sixth Release
G	Jan 2003	CKS	Seventh Release
H	Oct 2003	CKS	Eighth Release