



**Coláiste na Tríonóide, Baile Átha Cliath**  
**Trinity College Dublin**

Ollscoil Átha Cliath | The University of Dublin

**Faculty of Engineering, Mathematics and Science**

**School of Computer Science & Statistics**

**Integrated Computer Science**  
**Year 2 Annual Examinations**

**Trinity Term 2017**

**Microprocessor Systems**

**Thursday 4 May 2017**

**RDS**

**09:30 – 11:30**

**Dr Mike Brady**

**Instructions to Candidates:**

Attempt **two** questions. All questions carry equal marks. Each question is scored out of a total of 20 marks.

You may not start this examination until you are instructed to do so by the Invigilator.

**Materials permitted for this examination:**

An ASCII code table (one page) and an ARM Instruction Set Summary (six pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

1. (a) Explain the terms RAM, ROM, Flash, Dynamic RAM, Static RAM. What kinds of memory does the LPC2138 System-on-a-Chip (SoC), used in your laboratory exercises, have? [4 marks]
  - (b) What does the term *Memory Mapped Input/Output* mean? [2 marks]
  - (c) Give an account of the purpose, organisation and operation of a typical cache. Explain how memory locations might be mapped to it and explain how it flushes entries. [6 marks]
  - (d) Explain the operation of a typical three-stage pipelined processor such as the ARM processor you have been using in laboratories. [4 marks]
  - (e) Explain how branch or jump instructions can disrupt the operation of a processor's pipeline. What can be done to minimise this problem? [4 marks]
- 
2. (a) What does an *interface* do? What two or three general *categories* of information flow between an interface and a program? [2 marks]
  - (b) What would be characteristics of a *well-behaved* subroutine? [2 marks]
  - (c) Write a subroutine to read the state of four switches each of which is connected to one bit of an eight-bit parallel interface whose address is equated to the label KEYS. The switches are connected to bits 0, 1, 2 and 3 respectively. The subroutine should return when a key has been pressed and it should return the bit number of the switch being pressed in R0. If more than one switch is pressed, the subroutine should return the value -1 in R0. Normally, when a switch is not pressed, the value of its corresponding bit is 1, and when it is pressed, the value is 0. [12 marks]
  - (d) If the switches suffer from "bounce", explain how you would modify the subroutine to deal with it. [4 marks]

3. (a) The ARM processor you've been studying has a number of different *modes*. Name four of them and explain what they are for. [4 marks]
- (b) Explain what an *interrupt* is, what might cause it and what it is for. [2 marks]
- (c) Explain the difference between a *vectored interrupt* and a *non-vectored interrupt*. Why choose one over the other? How are vectored interrupts handled in the LPC2138 – the SoC you have been using in laboratory exercises? [4 marks]
- (d) As you know, in the Software Interrupt (SWI) instruction, the least significant 24 bits of the instruction are uncommitted, and so can be used to signify anything. Write an SWI exception handler which treats the 24 least significant bits of the SWI instruction as three signed 8-bit numbers and which returns the sum of the three numbers as a 32-bit signed integer in R0. All other register values should be unaffected. [10 marks]

## ASCII Code

Row Number	Column Number							
	000	001	010	011	100	101	110	111
0000	<i>NUL</i>	<i>DLE</i>	␣	0	@	P	`	p
0001	<i>SOH</i>	<i>DC1</i>	!	1	A	Q	a	q
0010	<i>STX</i>	<i>DC2</i>	"	2	B	R	b	r
0011	<i>ETX</i>	<i>DC3</i>	#	3	C	S	c	s
0100	<i>EOT</i>	<i>DC4</i>	\$	4	D	T	d	t
0101	<i>ENQ</i>	<i>NAK</i>	%	5	E	U	e	u
0110	<i>ACK</i>	<i>SYN</i>	&	6	F	V	f	v
0111	<i>BELL</i>	<i>ETB</i>	'	7	G	W	g	w
1000	<i>BS</i>	<i>CAN</i>	(	8	H	X	h	x
1001	<i>HT</i>	<i>EM</i>	)	9	I	Y	i	y
1010	<i>LF</i>	<i>SUB</i>	*	:	J	Z	j	z
1011	<i>VT</i>	<i>ESC</i>	+	;	K	[	k	{
1100	<i>FF</i>	<i>FS</i>	,	<	L	\	l	
1101	<i>CR</i>	<i>GS</i>	-	=	M	]	m	}
1110	<i>SO</i>	<i>RS</i>	.	>	N	^	n	~
1111	<i>SI</i>	<i>US</i>	/	?	O	_	o	<i>DEL</i>

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).

The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column **110**, Row **1110**. Hence its ASCII code is **1101110**.

The **Control Code** mnemonics are given in italics above; e.g. *CR* for Carriage Return, *LF* for Line Feed, *BELL* for the Bell, *DEL* for Delete.

The Space is ASCII 0100000, and is shown as ␣ here.

**ARM® Instruction Set  
Quick Reference Card**

CS2021-1

Key to Tables	
{cond}	Refer to <b>Table Condition Field</b> . Omit for unconditional execution.
<Operand2>	Refer to <b>Table Flexible Operand 2</b> . Shift and rotate are only available as part of Operand2.
<fields>	Refer to <b>Table PSR fields</b> .
<PSR>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)
{S}	Updates condition flags if S present.
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.
Q	Stack flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.
GE	Four Greater than or Equal flags. Always updated by parallel adds and subtractions.
x, y	B meaning half-register (15:0), or T meaning (31:16).
<immed_br>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.
{X}	RxX is Rx rotated 6 bits if X present. Otherwise, RxX is Rx.
<prefix>	Refer to <b>Table Prefixes for Parallel Instructions</b>
<p_mode>	Refer to <b>Table Processor Modes</b>
R13m	R13 for the processor mode specified by <p_mode>

{endianness}	Can be BE (Big Endian) or LE (Little Endian).
<a_mode2>	Refer to <b>Table Addressing Mode 2</b> .
<a_mode2>	Refer to <b>Table Addressing Mode 2 (Post-indexed only)</b> .
<a_mode3>	Refer to <b>Table Addressing Mode 3</b> .
<a_mode4>	Refer to <b>Table Addressing Mode 4 (Block load or Stack pop)</b> .
<a_mode4S>	Refer to <b>Table Addressing Mode 4 (Block store or Stack push)</b> .
<a_mode5>	Refer to <b>Table Addressing Mode 5</b> .
<reglist>	A comma-separated list of registers, enclosed in braces { and }.
<reglist>-PC>	As <reglist>, must not include the PC.
<reglist>+PC>	As <reglist>, including the PC.
{I}	Updates base register after data transfer if { present + or - (+ may be omitted) }
+/-	Refer to <b>Table ARM architecture versions</b> .
\$	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).
<iflags>	
{R}	Rounds result to nearest if R present, otherwise truncates result.

[illegible]

# ARM Addressing Modes Quick Reference Card

CS2021-1

Operation	Assembler	S updates	Q	GE Action
Parallel arithmetic	Halfword-wise addition	6	<prefix>ADUI{cond} Rd, Rn, Rm	GE Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]
	Halfword-wise subtraction	6	<prefix>SUBI{cond} Rd, Rn, Rm	GE Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]
	Byte-wise addition	6	<prefix>ADDB{cond} Rd, Rn, Rm	GE Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]
	Byte-wise subtraction	6	<prefix>SUBB{cond} Rd, Rn, Rm	GE Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]
	Halfword-wise exchange, add, subtract	6	<prefix>ADDSUBX{cond} Rd, Rn, Rm	GE Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]
	Halfword-wise exchange, subtract, add	6	<prefix>SUBADX{cond} Rd, Rn, Rm	GE Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]
	Unsigned sum of absolute differences and accumulate	6	USADBS{cond} Rd, Rm, Rs, Rn	Rd := Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0]) + Abs(Rn[15:8] - Rd[15:8]) + Abs(Rn[7:0] - Rd[7:0])
Move	Move		MOV{cond} {s} Rd, <Operand2>	Rd := Operand2
	NOT	N Z C	MOVN{cond} {s} Rd, <Operand2>	Rd := 0xFFFFFFFF EOR Operand2
	PSR to register register to PSR	N Z C	MRS{cond} Rd, <PSR>	Rd := PSR
	immediate to PSR 40-bit accumulator to register register to 40-bit accumulator		MSR{cond} <PSR>_fields, Rm 3 MSR{cond} <PSR>_fields, #immed_8r XS MRA{cond} RdLo, RdHi, Ac XS MAR{cond} Ac, RdLo, RdHi XS CPY{cond} Rd, <Operand2>	PSR := immed_8r (selected bytes only) PSR := PSR (selected bytes only) RdLo := Ac[31:0], RdHi := Ac[39:32] Ac[31:0] := RdLo, Ac[39:32] := RdHi Rd := Operand2
Logical	Test	N Z C	TST{cond} Rn, <Operand2>	Update CPSR flags on Rn AND Operand2
	Test equivalence	N Z C	TEQ{cond} Rn, <Operand2>	Update CPSR flags on Rn EOR Operand2
	AND	N Z C	AND{cond} {s} Rd, Rn, <Operand2>	Rd := Rn AND Operand2
	EOR	N Z C	EOR{cond} {s} Rd, Rn, <Operand2>	Rd := Rn EOR Operand2
	ORR	N Z C	ORR{cond} {s} Rd, Rn, <Operand2>	Rd := Rn OR Operand2
	Bit Clear	N Z C	BIC{cond} {s} Rd, Rn, <Operand2>	Rd := Rn AND NOT Operand2
Compare	Compare negative	N Z C V	CMP{cond} Rn, <Operand2>	Update CPSR flags on Rn - Operand2
Saturate	Signed saturate word, right shift	6	SSAT{cond} Rd, #sat, Rm, ASR <sh>	Update CPSR flags on Rn - Operand2
	left shift	6	SSAT{cond} Rd, #sat, Rm, LSL <sh>	Rd := SignedSat(Rm ASR sh, sat, <sat> range 0-31, <sh> range 1-32)
	Signed saturate two halfwords	6	SSAT16{cond} Rd, #sat, Rm	Rd[31:16] := SignedSat(Rm LSL sh, sat, <sat> range 0-31, <sh> range 0-31)
	Unsigned saturate word, right shift	6	USAT{cond} Rd, #sat, Rm, ASR <sh>	Rd := UnsignedSat(Rm ASR sh, sat, <sat> range 0-31, <sh> range 1-32)
	left shift	6	USAT{cond} Rd, #sat, Rm, LSL <sh>	Rd := UnsignedSat(Rm LSL sh, sat, <sat> range 0-31, <sh> range 0-31)
	Unsigned saturate two halfwords	6	USAT16{cond} Rd, #sat, Rm	Rd[31:16] := UnsignedSat(Rm[31:16], sat, <sat> range 0-15)

# ARM Instruction Set Quick Reference Card

Operation		\$	Assembler	Action	Notes
<b>Pack</b>	Pack halfword bottom + top Pack halfword top + bottom	6 6	PKHTB{cond} Rd, Rn, Rm{, LSL #<sh>} PKHTB{cond} Rd, Rn, Rm{, ASR #<sh>}	Rd[15:0] := Rd[15:0], Rd[31:16] := (Rm LSL sh)[31:16], sh 0-31. Rd[31:16] := Rd[31:16], Rd[15:0] := (Rm ASR sh)[15:0], sh 1-32.	
<b>Signed extend</b>	Halfword to word Two bytes to halfwords	6 6	SXTB{cond} Rd, Rm{, ROR #<sh>} SXTB16{cond} Rd, Rm{, ROR #<sh>}	Rd[31:0] := SignExtend(Rm ROR (8 * sh))[15:0], sh 0-3. Rd[31:16] := SignExtend(Rm ROR (8 * sh))[23:16], Rd[15:0] := SignExtend(Rm ROR (8 * sh))[7:0], sh 0-3.	
<b>Unsigned extend</b>	Byte to word Halfword to word Two bytes to halfwords	6 6 6	UXTB{cond} Rd, Rm{, ROR #<sh>} UXTB16{cond} Rd, Rm{, ROR #<sh>}	Rd[31:0] := ZeroExtend(Rm ROR (8 * sh))[15:0], sh 0-3. Rd[31:16] := ZeroExtend(Rm ROR (8 * sh))[23:16], Rd[15:0] := ZeroExtend(Rm ROR (8 * sh))[7:0], sh 0-3.	
<b>Signed extend with add</b>	Halfword to word, add Two bytes to halfwords, add	6 6	SXTAB{cond} Rd, Rn, Rm{, ROR #<sh>} SXTAB16{cond} Rd, Rn, Rm{, ROR #<sh>}	Rd[31:0] := Rd[31:0] + SignExtend(Rm ROR (8 * sh))[15:0], sh 0-3. Rd[31:16] := Rd[31:16] + SignExtend(Rm ROR (8 * sh))[23:16], Rd[15:0] := Rd[15:0] + SignExtend(Rm ROR (8 * sh))[7:0], sh 0-3.	
<b>Unsigned extend with add</b>	Byte to word, add Halfword to word, add Two bytes to halfwords, add	6 6 6	SXTAB{cond} Rd, Rn, Rm{, ROR #<sh>} UXTAB{cond} Rd, Rn, Rm{, ROR #<sh>}	Rd[31:0] := Rd[31:0] + ZeroExtend(Rm ROR (8 * sh))[15:0], sh 0-3. Rd[31:16] := Rd[31:16] + ZeroExtend(Rm ROR (8 * sh))[23:16], Rd[15:0] := Rd[15:0] + ZeroExtend(Rm ROR (8 * sh))[7:0], sh 0-3.	
<b>Reverse bytes</b>	Byte to word, add In word	6 6	REV{cond} Rd, Rm	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
<b>Select</b>	In both halfwords In low halfword, sign extend	6 6	REVSH{cond} Rd, Rm	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * 0xFFFF	
<b>Branch</b>	Branch with link and exchange with link and exchange (1) with link and exchange (2)	6 4T, 5 5T 5	B{cond} label BL{cond} label BLX{cond} Rm BLX label BLX{cond} Rm	R15 := label R14 := address of next instruction, R15 := label R15 := Rm, Change to Thumb if Rm[0] is 1 R14 := address of next instruction, R15 := label, Change to Thumb R14 := address of next instruction, R15 := Rm[31:1] Change to Thumb if Rm[0] is 1 Change to Java state	label must be within ±32Mb of current instruction. label must be within ±32Mb of current instruction. Cannot be conditional. label must be within ±32Mb of current instruction.
<b>Processor state change</b>	Change processor state Change processor mode Set endianness Store return state Return from exception Breakpoint	6 6 6 6 6 5	CPSID <iflags> {, #<p_mode>} CPSIE <iflags> {, #<p_mode>} CPS #<p_mode> SETRND <endianness> SRSA_mode4S #<p_mode>{i} RFRSA_mode4Ls Rn{, i} BKPT <immed_16>	Disable specified interrupts, optional change mode. Enable specified interrupts, optional change mode. Sets endianness for loads and stores. <endianness> can be BE (Big Endian) or LE (Little Endian). [R13m] := R14, [R13m + 4] := CPSR PC := [Rn], CPSR := [Rn + 4] Prefetch abort or enter debug state.	Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional.
<b>Software interrupt</b>	Software interrupt	5	SWI{cond} <immed_24>	Software interrupt processor exception.	24-bit value encoded in instruction.
<b>No Op</b>	No operation	5	NOP	None	

# ARM Addressing Modes Quick Reference Card

Operation	§	Assembler	Action	Notes
<b>Load</b>				
Word User mode privilege branch (§ 5T: and exchange)		LDR{cond} T Rd, <a_mode2> LDR{cond} R15, <a_mode2>	Rd := [address] R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1) Rd := ZeroExtend(byte from address)	Rd must not be R15. Rd must not be R15.
Byte User mode privilege signed		LDR{cond} B Rd, <a_mode2> LDR{cond} BT Rd, <a_mode2> LDR{cond} SB Rd, <a_mode3>	Rd := SignExtend(byte from address) Rd := ZeroExtend(halfword from address)	Rd must not be R15. Rd must not be R15.
Halfword signed		LDR{cond} H Rd, <a_mode3> LDR{cond} SH Rd, <a_mode3>	Rd := SignExtend(halfword from address) Rd := [address], R(d+1) := [address + 4]	Rd must not be R15. Rd must not be R15.
Doubleword Pop, or Block data load return (and exchange)		LDM{cond} <a_mode4L> Rn{!}, <reglist-PC> LDM{cond} <a_mode4L> Rn{!}, <reglist-PC> LDM{cond} <a_mode4L> Rn{!}, <reglist-PC>	Load list of registers from [Rn] Load registers, R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1) Load registers, branch (§ 5T: and exchange), CPSR := SPSR	Rd must be even, and not R14.
<b>Load multiple</b>				
<b>Soft preload</b> User mode registers Memory system hint	SE*	LDM{cond} <a_mode4L> Rn{!}, <reglist-PC> PLD <a_mode2>	Load registers, branch (§ 5T: and exchange), CPSR := SPSR	Use from exception modes only. Use from privileged modes only. Cannot be conditional.
<b>Load exclusive</b> Semaphore operation	6	LDR{cond} Rd, [Rn] LDREX{cond}	Rd := [Rn], tag address as exclusive access Outstanding tag set if not shared address	Rd, Rn must not be R15.
<b>Store</b>				
Word User mode privilege		STR{cond} T Rd, <a_mode2> STR{cond} BT Rd, <a_mode2>	[address] := Rd [address][7:0] := Rd[7:0]	
Byte User mode privilege		STR{cond} B Rd, <a_mode2> STR{cond} BT Rd, <a_mode2>	[address][7:0] := Rd[7:0]	
Halfword Doubleword	4	STR{cond} H Rd, <a_mode3> STR{cond} D Rd, <a_mode3>	[address][15:0] := Rd[15:0]	
<b>Store multiple</b> Push, or Block data store User mode registers Semaphore operation	5E*	STM{cond} <a_mode4S> Rn{!}, <reglist> STM{cond} <a_mode4S> Rn{!}, <reglist> STM{cond} <a_mode4S> Rn{!}, <reglist> STREX{cond} Rd, Rn, [Rn]	[address] := Rd, [address + 4] := R(d+1) Store list of registers to [Rn] Store list of User mode registers to [Rn] [Rn] := Rn if allowed, Rd := 0 if successful, else 1	Rd must be even, and not R14.
<b>Store exclusive</b>	6			Use from privileged modes only. Rd, Rn must not be R15.
<b>Swap</b>				
Word Byte	3	SWP{cond} Rd, Rm, [Rn] SWPB{cond} B Rd, Rm, [Rn]	temp := [Rn], [Rn] := Rm, Rd := temp temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rm[7:0], Rd := temp	



## ARM Addressing Modes Quick Reference Card

CS2021-1

Addressing Mode 2 - Word and Unsigned Byte Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_12> {i}	Equivalent to [Rn,#0]
Post-indexed	Zero offset	[Rn], #+/-Rm {i}	
	Register offset	[Rn], +/-Rm, LSL #<shift> {i}	Allowed shifts 0-31
	Scaled register offset	[Rn], +/-Rm, LSR #<shift> {i}	Allowed shifts 1-32
		[Rn], +/-Rm, ASR #<shift> {i}	Allowed shifts 1-32
Post-indexed	Immediate offset	[Rn], +/-Rm, ROR #<shift> {i}	Allowed shifts 1-31
	Register offset	[Rn], #+/-<immed_12>	
	Scaled register offset	[Rn], +/-Rm, LSL #<shift>	Allowed shifts 0-31
		[Rn], +/-Rm, LSR #<shift>	Allowed shifts 1-32
Post-indexed		[Rn], +/-Rm, ASR #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ROR #<shift>	Allowed shifts 1-31
		[Rn], +/-Rm, ROR	
		[Rn], +/-Rm, ROR	

  

Addressing Mode 2 (Post-indexed only)			
Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	Equivalent to [Rn,#0]
Post-indexed	Zero offset	[Rn], #+/-Rm	
	Register offset	[Rn], +/-Rm, LSL #<shift>	Allowed shifts 0-31
	Scaled register offset	[Rn], +/-Rm, LSR #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ASR #<shift>	Allowed shifts 1-32
Post-indexed		[Rn], +/-Rm, ROR #<shift>	Allowed shifts 1-31
		[Rn], +/-Rm, ROR	
		[Rn], +/-Rm, ROR	
		[Rn], +/-Rm, ROR	

  

Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8> {i}	Equivalent to [Rn,#0]
Post-indexed	Zero offset	[Rn], #+/-Rm {i}	
	Register	[Rn], #+/-<immed_8>	
	Immediate offset	[Rn], #+/-<immed_8>	
	Register	[Rn], #+/-Rm	

  

Addressing Mode 4 - Multiple Data Transfer			
Block load		Stack pop	
IA	Increment After	PD	Full Descending
IB	Increment Before	ED	Empty Descending
DA	Decrement After	FA	Full Ascending
DB	Decrement Before	EA	Empty Ascending
Block store		Stack push	
IA	Increment After	EA	Empty Ascending
IB	Increment Before	FA	Full Ascending
DA	Decrement After	ED	Empty Descending
DB	Decrement Before	PD	Full Descending

  

Addressing Mode 5 - Coprocessor Data Transfer			
Pre-indexed	Immediate offset	[Rn], #+/-<immed_8*> {i}	Equivalent to [Rn,#0]
Post-indexed	Zero offset	[Rn]	
Post-indexed	Immediate offset	[Rn], #+/-<immed_8*>	
Unindexed	No offset	[Rn], {8-bit copro. option}	

ARM architecture versions			
n	ARM architecture version n and above.		
nT, nI	T or I variants of ARM architecture version n and above.		
M	ARM architecture version 3M, and 4 and above, except xM variants.		
nE	All E variants of ARM architecture version n and above.		
nE*	E variants of ARM architecture version n and above, except xP variants.		
XS	Xscale coprocessor instruction		

  

Flexible Operand 2			
Immediate value	#<immed_8r>		
Logical shift left immediate	Rm, LSL #<shift>	Allowed shifts 0-31	
Logical shift right immediate	Rm, LSR #<shift>	Allowed shifts 1-32	
Arithmetic shift right immediate	Rm, ASR #<shift>	Allowed shifts 1-32	
Rotate right immediate	Rm, ROR #<shift>	Allowed shifts 1-31	
Register	Rm, ROR		
Rotate right extended	Rm, ROR		
Logical shift left register	Rm, LSL Rs		
Logical shift right register	Rm, LSR Rs		
Arithmetic shift right register	Rm, ASR Rs		
Rotate right register	Rm, ROR Rs		

  

PSR fields (use at least one suffix)			
Suffix	Meaning		
c	Control field mask byte	PSR[7:0]	
f	Flags field mask byte	PSR[31:24]	
s	Status field mask byte	PSR[23:16]	
x	Extension field mask byte	PSR[15:8]	

  

Condition Field			
Mnemonic	Description		Description (VFP)
EQ	Equal	Equal	Equal
NE	Not equal	Not equal, or unordered	Not equal, or unordered
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered	Greater than or equal, or unordered
CC / LO	Carry Clear / Unsigned lower	Less than	Less than
MI	Negative	Less than	Less than
PL	Positive or zero	Greater than or equal, or unordered	Greater than or equal, or unordered
VS	Overflow	Unordered (at least one NaN operand)	Unordered
VC	No overflow	Not unordered	Not unordered
HI	Unsigned higher	Greater than, or unordered	Greater than, or unordered
LS	Unsigned lower or same	Less than or equal	Less than or equal
GE	Signed greater than or equal	Greater than or equal	Greater than or equal
LT	Signed less than	Less than, or unordered	Less than, or unordered
GT	Signed greater than	Greater than	Greater than
LE	Signed less than or equal	Less than or equal, or unordered	Less than or equal, or unordered
AL	Always (normally omitted)	Always (normally omitted)	Always (normally omitted)

  

Processor Modes			
16	User		
17	FIQ Fast Interrupt		
18	IRQ Interrupt		
19	Supervisor		
23	Abort		
27	Undefined		
31	System		

  

Prefixes for Parallel Instructions			
S	Signed arithmetic modulo 2 <sup>8</sup> or 2 <sup>16</sup> , sets CPSR GE bits		
Q	Signed saturating arithmetic		
SH	Signed arithmetic, halving results		
U	Unsigned arithmetic modulo 2 <sup>8</sup> or 2 <sup>16</sup> , sets CPSR GE bits		
UQ	Unsigned saturating arithmetic		
UH	Unsigned arithmetic, halving results		

## ARM Addressing Modes Quick Reference Card

Coprocessor operations	\$	Assembler	Action	Notes
Data operations	2	COP{cond} <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative data operations	5	COP2 <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2	MRC{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative move	5	MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5*	MRRC{cond} <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	
Alternative two ARM register move	6	MRRC2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	2	MCR{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative move	5	MCR2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5*	MCRR{cond} <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	
Alternative two ARM register move	6	MCRR2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Load	2	LDC{cond} <copr>, CRd, <a_mode5>	Coprocessor dependent	
Alternative loads	5	LDC2 <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Store	2	STC{cond} <copr>, CRd, <a_mode5>	Coprocessor dependent	
Alternative stores	5	STC2 <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.

## Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

## Document Number

ARM QRC 0001H

## Change Log

Issue	Date	By	Change
A	June 1995	BJH	First Release
B	Sept 1996	BJH	Second Release
C	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release
E	Oct 2000	CKS	Fifth Release
F	Sept 2001	CKS	Sixth Release
G	Jan 2003	CKS	Seventh Release
H	Oct 2003	CKS	Eighth Release