
Computer Architecture – 2017 Solutions

Question 1

(1)

a) Explain in detail the operations that take place when the following multiple cycle microprogrammed instruction set processor executes machine instructions. Your explanation must include operations in the processor's control e.g how does one instruction in the IR register execute several control words in the Control Memory.



Setup

When the system is first turned on the Program Counter (PC) and the Control Access Register (CAR) are **RESET**. This is to ensure all addresses and values within these devices are reset to the desired start off values.

The Program Counter (PC) specifies the address of the next microprogram stored within the Memory Unit (M), while the Control Access Register (CAR) specifies the address of the next set of machine code instructions within the Control Memory. The PI signal increments the value of the PC, and the PL signal uses $DR \parallel SB$ (concatenated) as the next address.

When the PC is **RESET** it is loaded with the address of the first microprogram within the Memory Unit (M). Memory contains the addresses of instructions that are stored within the Control Memory. For example, instruction 0x002E from the Memory Unit (M) may correspond to the Micro Code for an ADI instruction located at a given address within the Control Memory.

Execution

The microprogram (instruction) address is loaded from the Memory Unit (M) into the Instruction Register (IR), where it is decoded and split into a 7-bit Opcode that corresponds to the address of the instruction to be accessed within the Control Memory. It is also split into 3 x 3-bit vectors that can either be used for register selection or as values (either immediate or PC offset for branching). They decide the Destination Register (DA).

| Opcode | DA | SA | SB |
|------------------------------|----------|-------|-------|
| 7 bit | 3 bit | 3 bit | 3 bit |
| For example ADD r0, r1, r2 = | | | |
| 0000011 | 000 | 001 | 010 |
| = 0000011000001010 | = 0x060A | | |

The Opcode is then loaded into MUXC, and, as the control memory is in the Instruction Fetch mode, it is loaded through MUXC and into the Control Access Register (CAR). Here the Opcode is used to determine the next address the Control Memory uses to access the next instruction.

The Control Memory accesses the instruction to be accessed (as dictated by the CAR) based on the instruction address passed in. An instruction could take more than one clock cycle (e.g LOAD).

The Control Memory controls the input signals to all of the multiplexers, Function Unit, Register File, PC, IR, CAR and Memory.


Values coming from either the output of the Function Unit or Memory (decided by MUXD) can be loaded into registers within the Register File if RW (Read=0/Write=1) is set to high. The Register File contains an array of registers which hold data. A temporary register (R8) is also here for multicycle instructions so that the data the user may be storing is not disrupted. The Destination Register is selected by DR coming from IR, or TD (for temp register) coming from Control Memory.

The Function Unit takes in values from the Register File (selected by SA, SB, TA or TB) or immediate values (passed from IR through MUXB). It then performs arithmetic, logic or shifting operations on these values. It contains an Arithmetic Logic Unit (ALU) and a Shifter. The status bits from the Function Unit are passed through to MUXS and are used for conditional instructions within the Microprogrammed Control.

Values from the Register File can also be written and stored into the Memory Unit (M) if MW (Memory Write) is set to high.

The processor is pipelined so that a number of operations can be happening simultaneously. The system could simultaneously be fetching the next instruction, executing a previous instruction and writing the results to the Register File.

a) Provide Micro Code for the following instructions:



I. IF – Instruction Fetch :

Fetch the Instruction at M[PC] and load the value into IR. Increment PC after.

2. EX0 – Execute:

Execute the instruction fetched.

3. <u>ADI – Add Immediate Operand:</u>

Add the value in R[SA] with the immediate operand in IR[2:0]. Store result in R[DR]

4. LD-Load

Load, from memory to R[DR] the contents within Memory Unit M at M[R[SA]]

5. <u>ST – Store</u>

Store, to memory at M[R[SA]] the value within the register R[SB]

6. INC – Increment

Increment the value of R[SA] by 1 storing the result in R[DR]

7. *NOT – Not*

Invert R[SA], storing result in R[DR]

8. ADD - Add A + B

Add the contents of R[SA] with the contents of R[SB] and store the results in R[DR]

Microinstruction Format:

| 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----|----|----|----|----|---|---|----|---|---|----|----|---|---|
| | | | 1 | NΑ | | | | | MS | 2500 | МС | L | PI | PL | T | TA | ТВ | МВ | | | FS | 3 | | MD | RW | M | M |

1. <u>IF – Instruction Fetch – [1100 0000]</u>

Fetch the Instruction at M[PC] and load the value into IR. Increment PC after.

Address in Control Memory – [1100 0000]

Instruction Description -

- Set IL Instruction Load into the IR
- Set MM Passes PC value through to Memory Unit M
- Set PI Increments Program Counter (PC)
- NA = EX0 Execute the Instruction Loaded [1100 0001]

| NA | MS | MC | IL | PI | PL | TD | TA | ТВ | MB | FS | MD | RW | MM | MW | |
|-----------|-----|----|----|----|----|----|----|----|----|-------|----|----|----|----|--|
| 1100 0001 | 000 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 00000 | 0 | 0 | 1 | 0 | |

2. EX0 – Execute the Instruction Loaded – [1100 0001]

Fetch the Instruction at M[PC] and load the value into IR. Increment PC after.

Address in Control Memory – [1100 0000]

- Set MC Allow IR Opcode to pass through to CAR
- Set MS Set MS select to 1, pass 1 through to CAR
- NA = ADI Add Immediate Operand [0000 0000]

| NA | MS | MC | IL | PI | PL | TD | TA | ТВ | MB | FS | MD | RW | MM | MW |
|-----------|-----|----|----|----|----|----|----|----|----|-------|----|----|----|----|
| 0000 0000 | 001 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00000 | 0 | 0 | 0 | 0 |

3. ADI – Add Immediate Operand – [0000 0000]

Add the value in R[SA] with the immediate operand in IR[2:0].

Address in Control Memory – [0000 0000]

Instruction Description -

- Set MB Select Immediate Operand (IR[2:0]) as B
- FS = 00010 FS = A+B
- Set MD to 0 Select Function Unit out as Bus D
- Set RW to 1 Set Read/Write to Write
- NA = DONT CARE

| NA | | MS | MC | IL | ΡI | PL | TD | TA | ТВ | MB | FS | MD | RW | MM | MW |
|--------|-----|-----|----|----|----|----|----|----|----|----|-------|----|----|----|----|
| 0000 0 | 000 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 00000 | 0 | 1 | 0 | 0 |

4. <u>LD - Load - [0000 0001]</u>

Load, from memory to R[DR] the contents within Memory Unit M at M[R[SA]]

Address in Control Memory – [0000 0001]

- Set RW to 0 Read
- Set MM to 0 Take Bus A (R[SA]) and pass to Memory M
- Set MW to 0 Read from Memory
- Set MD to 1 Select Memory out as Bus D
- Set RW to 1 Set Read/Write to Write
- NA = DONT CARE

| NA | MS | MC | IL | PI | PL | TD | TA | ТВ | MB | FS | MD | RW | MM | MW |
|-----------|-----|----|----|----|----|----|----|----|----|-------|----|----|----|----|
| 0000 0000 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00000 | 1 | 1 | 0 | 0 |

5. <u>ST – Store – [0000 0010]</u>

Store, to memory at M[R[SA]] the value within the register R[SB]

Address in Control Memory – [0000 0010]

Instruction Description -

- Set MB to 0 Select R[SB] as Bus B
- Set MM to 0 Select R[SA] as Address within Memory
- Set MW to 1 Memory Write
- Set RW to 1 Set Read/Write to Write
- NA = DONT CARE

| NA | MS | MC | IL | PI | PL | TD | TA | TB | MB | FS | MD | RW | MM | MW |
|-----------|-----|----|----|----|----|----|----|----|----|-------|----|----|----|----|
| 0000 0000 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00000 | 0 | 1 | 0 | 1 |

6. <u>INC - Increment - [0000 0011]</u>

Increment the value of R[SA] by 1 storing the result in R[DR]

Address in Control Memory – [0000 0011]

- Set FS = 00001 (F = A + 1)
- Set MD to 0 Select Function Unit out as Bus D
- Set RW to 1 Set Read/Write to Write
- NA = DONT CARE

| NA | MS | MC | IL | PI | PL | TD | TA | ТВ | MB | FS | MD | RW | MM | MW |
|-----------|-----|----|----|----|----|----|----|----|----|-------|----|----|----|----|
| 0000 0000 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00001 | 0 | 1 | 0 | 0 |

7. *NOT - Not - [0000 0100]*

Invert R[SA], storing result in R[DR]

Address in Control Memory – [0000 0100]

Instruction Description -

- Set FS = 01110 (F = A')
- Set MD to 0 Select Function Unit Out as Bus D
- Set RW to 1 Set Read/Write to Write
- NA = DONT CARE

| NA | MS | MC | IL | PI | PL | TD | TA | ТВ | MB | FS | MD | RW | MM | MW |
|-----------|-----|----|----|----|----|----|----|----|----|-------|----|----|----|----|
| 0000 1000 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 01110 | 0 | 1 | 0 | 0 |

8. $ADD - Add A + B - [0000 \ 0101]$

Add the contents of R[SA] with the contents of R[SB] and store the results in R[DR]

Address in Control Memory – [0000 0101]

- Set FS = 00010 (F = A + B)
- Set MD to 0 Select Function Unit Out as Bus D
- NA = Store Bus D to R[DR]- [0000 1000]

| NA | MS | MC | IL | PI | PL | TD | TA | ТВ | MB | FS | MD | RW | MM | MW |
|-----------|-----|----|----|----|----|----|----|----|----|-------|----|----|----|----|
| 0000 1000 | 000 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00010 | 0 | 0 | 0 | 0 |

Question 2

(2)


a) Provide a detailed schematic for a Function Unit that implements the following micro operations:

| FS | FS code definition Micro-operation |
|-------|------------------------------------|
| 00000 | F = A |
| 00001 | F=A+1 |
| 00010 | F = A + B |
| 00011 | F = A + B + 1 |
| 00100 | $F = A + \bar{B}$ |
| 00101 | $F = A + \bar{B} + 1$ |
| 00110 | F = A - 1 |
| 00111 | F = A |
| 01000 | $F = A \wedge B$ |
| 01010 | $F = A \vee B$ |
| 01100 | $F = A \oplus B$ |
| 01110 | $F = \bar{A}$ |
| 10000 | F = B |
| 10100 | F = srB |
| 11000 | F = slB |


A Function Unit consists of the following components:

- <u>16bit Arithmetic Logic Unit (ALU):</u>
 - o N-Bit Ripple Adder
 - N x Full Adders
 - o Logic Unit
 - o B Input Logic
- <u>16bit Shifter:</u>
- 2 to 1 line multiplexer:


1. Function Unit Overview




2. 16-Bit Arithmetic Logic Unit (ALU)




3. Logic Unit




4. <u>B Input Logic (1-bit Slice)</u>




5. <u>Ripple Adder</u>



6. <u>Ripple Adder</u>



7. <u>16-Bit Shifter Schematic</u>



b) What do the following Boolean Expressions implement? Please provide a detailed discussion. How would you implement C8?

The above expressions implement a <u>Carry-Lookahead Adder</u>. The Carry for any given step of a carry lookahead adder can be generated using boolean algebra similar to that as shown above. To generate the carry value for C_{i+1} you must use the following expression:

$$\mathbf{C}_{i+1} = g_i + p_i C_i$$

The above expressions highlight how you would implement C_1 through to C_4 . Using this we can simply implement C_8 .


$$\mathbf{C_8} = \mathbf{g_7} + \mathbf{p_7} \mathbf{C_7}$$

where $g = Generate\ Carry$ $p = Carry\ Propagate$

Ouestion 3

(3)

a) Provide a schematic for a Binary Multiplier data path that can execute the following computation. Why is it possible to perform this operation with a 5 bit adder?



Components of Binary Multiplier


- <u>Counter P:</u> Counter used to keep track of multiplication iterations.
- Zero Detect: Checks if counter is 0 (finished).
- Control Unit: Controls the flow of events, signals to multiplexers etc.
- Register B: Register to hold Multiplicand.
- Parallel Adder: Adder used to add A+B, includes CarryOut.
- <u>Shift Register A:</u> Register to be passed back to Parallel Adder.
- <u>Shift Register Q:</u> Register used to hold Multiplier.
- Z: Zero Control signal (finished)
- Qo: Least significant bit of Multiplier

It is possible to perform this operation with a 5-bit parallel adder as at every iteration of the binary multiplier only an n-bit addition is performed, where $n = sizeOf(multiplicand \parallel multiplier)$.

- 1. Initial Partial Product of 0
- 2. If multiplierBit = 1, add multiplicand
- 3. If multiplerBit = 0, shift partial product right


b) Provide a control schematic for the above Binary Multiplier data path with a Sequence Register and Decoder control unit.

First of all, examine the ASM representation of a Binary Multiplier:



Now, to convert this ASM to a circuit schematic by making the following changes:


- State Boxes \rightarrow D-Flip Flops
- Junctions → OR Gates
- Decision Boxes → AND / NAND circuits



Question 4

(4)

a) Provide Micro-Code for the following Microprogrammed Control Unit. This unit controls a Binary Multiplier.




- The system must be able to respond to two status bits:
 - Z (Zero Detect)
 - Q_0 (Q-Bit)
- One Control Bit:
 - G (Go Signal)
- -As a result, two **SEL** bits must be included in the control word

| SE | L | |
|-------------------|----------------|---|
| Symbolic notation | Binary Code | Sequencing Microoperations |
| NXT | 00 | $CAR \leftarrow NXTADD0$ |
| DG | 01 | \overline{G} : $CAR \leftarrow NXTADD0$ G : $CAR \leftarrow NXTADD1$ |
| DQ | 10 | $\overline{Q_0}$: $CAR \leftarrow NXTADD0$ Q_0 : $CAR \leftarrow NXTADD1$ |
| DZ | 11 | \overline{Z} : $CAR \leftarrow NXTADD0$ Z : $CAR \leftarrow NXTADD1$ |

- Finally we add two next-address fields:
 - NXTADD0 (Next Address 0)
 - NXTADD1 (Next Address 1)
- The control word must also supply four control signals as follows

| Control Signal | Register Transfers | States in Which Signal is Active | Micro- instruction Bit Position | Symbolic Notation |
|-------------------|--|---|---------------------------------------|----------------------|
| Initialize | $A \leftarrow 0, P \leftarrow n-1$ | INIT | 0 | IT |
| Load | $A \leftarrow A + B, C \leftarrow C_{\text{out}}$ | ADD | 1 | LD |
| Clear_C | $C\leftarrow 0$ | INIT, MUL1 | 2 | CC |
| Shift_dec | $C \ A\ Q \leftarrow \operatorname{sr} C \ A\ Q, P \leftarrow P - 1$ | MUL1 | 3 | SD |

- All of this results in a 12-bit Control Word which could take the following layout:



- Next we design the microprogram in symbolic Register Transfer Form:

| Address | Symbolic transfer statement |
|---------|--|
| IDLE | $G: CAR \leftarrow INIT, \overline{G}: CAR \leftarrow IDLE$ |
| INIT | $C \leftarrow 0, A \leftarrow 0, P \leftarrow n-1, CAR \leftarrow MUL0$ |
| MUL0 | $Q_0: CAR \leftarrow ADD, \overline{Q_0}: CAR \leftarrow MUL1$ |
| ADD | $A \leftarrow A + B, C \leftarrow C_{\text{out}}, CAR \leftarrow \text{MUL}1$ |
| MUL1 | $C \leftarrow 0, C A Q \leftarrow \text{sr } C A Q, Z: CAR \leftarrow \text{IDLE}, Z: CAR \leftarrow \text{MUL0},$ |
| | $P \leftarrow P - 1$ |

- This is then translated into micro code:

| Address | NXTADD1 | NXTADD0 | SEL | DATAPATH | Address | NXTADD1 | NXTADD0 | SEL | DATAPATH |
|---------|---------|---------|-----|----------|---------|---------|---------|-----|----------|
| IDLE | INIT | IDLE | DG | None | 000 | 001 | 000 | 01 | 0000 |
| INIT | _ | MUL0 | NXT | IT, CC | 001 | 000 | 010 | 00 | 0101 |
| MUL0 | ADD | MUL1 | DQ | None | 010 | 011 | 100 | 10 | 0000 |
| ADD | _ | MUL1 | NXT | LD | 011 | 000 | 100 | 00 | 0010 |
| MUL1 | IDLE | MUL0 | DZ | CC, SD | 100 | 000 | 010 | 11 | 1100 |

IDLE – Idle State – [000]

Set the Binary Multiplier to the Idle State.

Address in Control Memory – [000]

- Set NXTADD1 \rightarrow INIT State
- Set NXTADD0 → IDLE State
- Set SEL \rightarrow DG (Decison based on G)
- Set Datapath = [0][0][0][0] *None*

 [SD][CC][LD][IT]

| NXTADD1 | NXTADD0 | SEL | DATAPATH |
|---------|---------|-----|----------|
| 001 | 000 | 01 | 0000 |

<u>INIT – Initialize State – [001]</u>

Initialize the Binary Multiplier.

Address in Control Memory – [001]

Instruction Description -

- Set NXTADD1 → DON'T CARE
- Set NXTADD0 \rightarrow MUL0
- Set SEL \rightarrow NXT (Pass through NXTADD0)
- Set Datapath = [0][1][0][1] *Initialize & Clear C*

 [SD] [CC] [LD] [IT]

| NXTADD1 | NXTADD0 | SEL | DATAPATH |
|---------|---------|-----|----------|
| 000 | 010 | 00 | 0101 |

MUL0 – First Multiplication Step – [010]

Get system ready to perform multiplication step.

Address in Control Memory – [010]

- Set NXTADD1 \rightarrow ADD
- Set NXTADD0 \rightarrow MUL1
- Set SEL \rightarrow DQ (Decision based on Q)
- Set Datapath = [0][0][0][0] *None*

 [SD][CC][LD][IT]

| NXTADD1 | NXTADD0 | SEL | DATAPATH |
|---------|---------|-----|----------|
| 011 | 100 | 10 | 0000 |

ADD - Addition Step-[011]

Perform binary multiplication addition step.

Address in Control Memory – [011]

Instruction Description -

- Set NXTADD1 \rightarrow DONT CARE
- Set NXTADD0 → MUL1
- Set SEL \rightarrow NXT (Pass through NXTADD0)
- Set Datapath = [0][0][1][0] *Load*

 [SD][CC][LD][IT]

| NXTADD1 | NXTADD0 | SEL | DATAPATH |
|---------|---------|-----|----------|
| 000 | 100 | 10 | 0010 |

MUL1 – Multiplication Shift–[011]

Perform binary multiplication shift step.


Address in Control Memory – [011]

- Set NXTADD1 \rightarrow IDLE
- Set NXTADD0 \rightarrow MUL0
- Set SEL \rightarrow DZ (Decision based on Z)
- Set Datapath = [1][1][0][0] *Clear C & Shift Dec*

 [SD][CC][LD][IT]

| NXTADD1 | NXTADD0 | SEL | DATAPATH |
|---------|---------|-----|----------|
| 000 | 010 | 11 | 1100 |

b) The following ASM defines an instruction for our microprogrammed multi-cycle instruction set processor. What istruction does the ASM define?



This ASM defines the instruction that occurs when the Opcode 00000110 is passed from the Instruction Register (IR) through to the CAR.

The first instruction accessed is that stored within the Control Memory at address 0000010 named LRIO.

$$R8 \leftarrow M [R[SA]]$$

What this defines is an instruction that loads the contents within the Memory Unit (M) at the address defined within Register SA. This n-bit value retrieved from memory is stored within Register 8 within the Register file.

The second instruction accessed is that stored within the Control Memory at address 1000010 named LRI1.

$$R [DR] \leftarrow M [R8]$$

What this defines is an instruction that loads the contents within the Memory Unit (M) at the address defined within Register 8 (just recently saved). This n-bit value retrieved from memory is stored with the Register DR within the Register File.

An example of this in ARM assembly language would be as follows: