

Faculty of Engineering, Mathematics and Science School of Computer Science & Statistics

Integrated Computer Science Year 2 Annual Examinations

Trinity Term 2017

Microprocessor Systems

Thursday 4 May 2017

RDS

09:30 - 11:30

Dr Mike Brady

Instructions to Candidates:

Attempt **two** questions. All questions carry equal marks. Each question is scored out of a total of 20 marks.

You may not start this examination until you are instructed to do so by the Invigilator.

Materials permitted for this examination:

An ASCII code table (one page) and an ARM Instruction Set Summary (six pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

- (a) Explain the terms RAM, ROM, Flash, Dynamic RAM, Static RAM. What kinds of memory does the LPC2138 System-on-a-Chip (SoC), used in your laboratory exercises, have?
 [4 marks]
 - (b) What does the term Memory Mapped Input/Output mean? [2 marks]
 - (c) Give an account of the purpose, organisation and operation of a typical cache. Explain how memory locations might be mapped to it and explain how it flushes entries. [6 marks]
 - (d) Explain the operation of a typical three-stage pipelined processor such as the ARM processor you have been using in laboratories. [4 marks]
 - (e) Explain how branch or jump instructions can disrupt the operation of a processor's pipeline. What can be done to minimise this problem? [4 marks]

- (a) What does an interface do? What two or three general categories of information flow between an interface and a program? [2 marks]
 - (b) What would be characteristics of a well-behaved subroutine? [2 marks]
 - (c) Write a subroutine to read the state of four switches each of which is connected to one bit of an eight-bit parallel interface whose address is equated to the label KEYS. The switches are connected to bits 0, 1, 2 and 3 respectively. The subroutine should return when a key has been pressed and it should return the bit number of the switch being pressed in R0. If more than one switch is pressed, the subroutine should return the value -1 in R0. Normally, when a switch is not pressed, the value of its corresponding bit is 1, and when it is pressed, the value is 0. [12 marks]
 - (d) If the switches suffer from "bounce", explain how you would modify the subroutine to deal with it. [4 marks]

- 3. (a) The ARM processor you've been studying has a number of different *modes*.

 Name four of them and explain what they are for. [4 marks]
 - (b) Explain what an interrupt is, what might cause it and what it is for.

[2 marks]

- (c) Explain the difference between a *vectored interrupt* and a *non-vectored interrupt*. Why choose one over the other? How are vectored interrupts handled in the LPC2138 the SoC you have been using in laboratory exercises?

 [4 marks]
- (d) As you know, in the Software Interrupt (SWI) instruction, the least significant 24 bits of the instruction are uncommitted, and so can be used to signify anything. Write an SWI exception handler which treats the 24 least significant bits of the SWI instruction as three signed 8-bit numbers and which returns the sum of the three numbers as a 32-bit signed integer in RO. All other register values should be unaffected. [10 marks]

ASCII Code

		n Numbe						
Row Number	000	001	010	011	100	101	110	111
0000	NUL	DLE	\Diamond	0	@	P	•	p
0001	SOH	DC1	!	1	A	Q	a	q
0010	STX	DC2	11	2	В	R	b	r
0011	ETX	DC3	#	3	C	S	c	s
0100	EOT	DC4	\$	4	D	T	d	t
0101	ENQ	NAK	%	5	E	U	e	u
0110	ACK	SYN	&	6	F	V	f	v
0111	BELL	ETB	1	7	G	W	g	w
1000	BS	CAN	(8	H	X	h	x
1001	HT	EM)	9	I	Y	i	у
1010	LF	SUB	*		J	Z	j	z
1011	VT	ESC	+	;	K	[k	{
1100	FF	FS	,	<	L	\	I	1
1101	CR	GS	-	=	M]	m	}
1110	SO	RS	•	>	N	٨	n	~
1111	SI	US	1	?	О	_	o	DEL

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary). The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column 110, Row 1110. Hence its ASCII code is 1101110.

The Control Code mnemonics are given in italics above; e.g. CR for Carriage Return, LF for Line Feed, BELL for the Bell, DEL for Delete.

The Space is ASCII 0100000, and is shown as ◊ here.

Wanta Tables]]			
Ney to Tables				<u>_</u>	{endianness	mne	Ġ
{cond}	Refer to Table Condition Field	Refer to Table Condition Field. Omit for unconditional execution.		۸	<a_mode2></a_mode2>	le2>	
<operand2></operand2>	Refer to Table Flexible Operan	Refer to Table Flexible Operand 2. Shift and rotate are only available as part of Operand2.	<u>12</u>	Δ.	<a_mode2p></a_mode2p>	le2P;	٧
<fields></fields>	Refer to Table PSR fields.			_	<a_mode3></a_mode3>	le3 >	
<psr></psr>	Either CPSR (Current Processor S	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)	<u> </u>	Δ.	<a_mode4l></a_mode4l>	le4L:	*
{s}	Updates condition flags if S present	nt		٨	<a_mode4s></a_mode4s>	le4S:	•
C*, V*	Flag is unpredictable in Architect	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.	. —	<u>.</u>	<a_mode5></a_mode5>	le5>	
Ø	Sticky flag. Always updates on ov	Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR	ř	Δ	<reglist></reglist>	(st>	
GE	Four Greater than or Equal flags.	Four Greater than or Equal flags. Always updated by parallel adds and subtracts.		Δ	<reglist-pc:< td=""><td>St-I</td><td>ñ</td></reglist-pc:<>	St-I	ñ
x,y	B meaning half-register [15:0], or T meaning [31:16].	T meaning [31:16].		Δ	<reglist+pc:< td=""><td>st+I</td><td>ñ</td></reglist+pc:<>	st+I	ñ
<immed_8r></immed_8r>	A 32-bit constant, formed by righ	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.		Ξ	_		
{x}	RsX is Rs rotated 16 bits if X present. Otherwise, RsX is Rs.	sent. Otherwise, RsX is Rs.		+/-	-		
<prefix></prefix>	Refer to Table Prefixes for Parallel Instructions	allel instructions		ion			
<p_mode></p_mode>	Refer to Table Processor Modes	X.		٨	<iflags></iflags>	Š	
R13m	R13 for the processor mode specified by <p_mode></p_mode>	fied by <p_mode></p_mode>		<u></u>	{R}		
Operation		§ Assembler	Supdates	date	"	٥	≥
Arithmetic Add		ADD(cond)(S) Rd, Rn, <operand2></operand2>	Z	2	0 4		짇
=	with carry	ADC(cond)(S) Rd, Rn, <operand2></operand2>	z		с С		Ŗ
29	saturating	5E QADD(cond) Rd, Rm, Rn					줐
ė.	double saturating	SE QDADD(cond) Rd, Rm, Rn				0	줐
Subtract		SUB{cond}{s} Rd, Rn, <operand2></operand2>	z	2	· ·		χ
*	with carry	SBC{cond}{S} Rd, Rn, <operand2></operand2>	Z	2	٠,		Ŗ
2	reverse subtract	RSB{cond}{S} Rd, Rn, <operand2></operand2>		2	· ·		28
	reverse subtract with carry	RSC{cond}{S} Rd, Rn, <operand2></operand2>		Z	۲		줐
Ş	saturating	5E QSUB{cond} Rd, Rm, Rn					2
<u> </u>	double saturating	SE QDSUB{cond} Rd, Rm, Rn				0	~
Multiply	ply	2 MUL{cond}{S} Rd, Rm, Rs	z	Ğ	*		20
2	and accumulate	2 MLA(cond)(S) Rd, Rm, Rs, Rn	z	Z C	*	_	20
	unsigned long	M UMULL{cond}{S} RdLo, RdHi, Rm, Rs			C* V*		굔
5	unsigned accumulate long	M UMLAL {cond} {S} RdLo, RdHi, Rm, Rs	z	Z	C* V*		~
<u> </u>	unsigned double accumulate long	6 UMAAL{cond} RdLo, RdHi, Rm, Rs					줐
Signe	Signed multiply long	M SMULL{cond}{S} RdLo, RdHi, Rm, Rs	z	Z	C* V*		문
- 22	ulate long	M SMLAL (cond) (S) RdLo, RdHi, Rm, Rs	Z	Z C*	* V*		₽.
_	16 * 16 bit	5E SMULxy{cond} Rd, Rm, Rs				_	정

	{endianness}	Can be BE (Big Endian) or LE (Little Endian).
	<a_mode2></a_mode2>	Refer to Table Addressing Mode 2.
art of Operand2.	<a_mode2p></a_mode2p>	Refer to Table Addressing Mode 2 (Post-indexed only).
	<a_mode3></a_mode3>	Refer to Table Addressing Mode 3.
Status Register)	<a_mode4l></a_mode4l>	Refer to Table Addressing Mode 4 (Block load or Stack pop).
	<a_mode4s></a_mode4s>	Refer to Table Addressing Mode 4 (Block store or Stack push).
ire v5 and later.	<a_mode5></a_mode5>	Refer to Table Addressing Mode 5.
MRS and MSR.	<reglist></reglist>	A comma-separated list of registers, enclosed in braces (and).
icts.	<reglist-pc></reglist-pc>	As <reglist>, must not include the PC.</reglist>
	<reglist+pc></reglist+pc>	As <reglist>, including the PC.</reglist>
r of bits.	(E)	Updates base register after data transfer if ! present.
	+/-	+ or (+ may be omitted.)
	600	Refer to Table ARM architecture versions.
	<iflags></iflags>	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).
	{R}	Rounds result to nearest if R present, otherwise truncates result.

Signed most significant word multiply

Aultiply with internal 40-bit accumulate

packed halfword

and subtract and accumulate and accumulate long and accumulate and accumulate long and accumulate Dual signed multiply, add

16 * 16 bit and accumulate long

32 * 16 bit 16 * 16 bit and accumulate 32 * 16 bit and accumulate

Dual signed multiply, subtract

Operation		401	Assembler	S updates Q GE Action	٥	Œ	ection
Parallel	Halfword-wise addition	6	<pre><prefix>ADD16{cond} Rd, Rn, Rm</prefix></pre>		_	읦	GE Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]
arithmetic	arithmetic Halfword-wise subtraction	Ò	<pre><prefix>SUB16{cond} Rd, Rn, Rm</prefix></pre>		_	<u> </u>	GE Rd(31:16) := Rn(31:16) - Rm(31:16), Rd(15:0) := Rn(15:0) - Rm(15:0)
	Byte-wise addition	٥	<pre><prefix>ADD8(cond) Rd, Rn, Rm</prefix></pre>			<u> </u>	Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0]
	Byte-wise subtraction	Ŷ	<pre><prefix>SUB8(cond) Rd, Rn, Rm</prefix></pre>			<u> </u>	Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]
	Halfword-wise exchange, add, subtract	ō,	<pre><prefix>ADDSUBX(cond) Rd, Rn, Rm</prefix></pre>		_	Œ	Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]
	Halfword-wise exchange, subtract, add	¢	<pre><prefix>SUBADDX{cond} Rd, Rn, Rm</prefix></pre>		_	Œ	GE Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]
	Unsigned sum of absolute differences	6	USAD8{cond} Rd, Rm, Rs				Rd := Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + $Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])$
	and accumulate	6	USADA8{cond} Rd, Rm, Rs, Rn				Rd := Rn + Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
Move	Move		MOV(cond)(s) Rd, <operand2></operand2>	NZC			Rd := Operand2
	NOT		MVN(cond)(S) Rd, <operand2></operand2>				Rd := 0xFFFFFFFF EOR Operand2
	PSR to register	w	MRS(cond) Rd, <psr></psr>			-	Rd := PSR
	register to PSR	Ų.	MSR(cond) <psr>_<fields>, Rm</fields></psr>				PSR := Rm (selected bytes only)
	immediate to PSR	w	MSR{cond} <psr>_<fields>, #<immed_8r></immed_8r></fields></psr>		_		PSR := immed_8r (selected bytes only)
	40-bit accumulator to register	X				-	RdLo := Ac[31:0], RdHi := Ac[39:32]
	register to 40-bit accumulator	×	XS MAR (cond) Ac, RdLo, RdHi			*	Ac[31:0] := RdLo, Ac[39:32] := RdHi
	Сору	6	CPY[cond] Rd, <operand2></operand2>		_	F	Rd := Operand2
Logical	Test		TST(cond) Rn, <operand2></operand2>	2		_	Update CPSR flags on Rn AND Operand2
	1 est equivalence		TEQ{cond} Rn, <operand2></operand2>	2		_	Update CPSR flags on Rn EOR Operand2
•	AND		AND{cond}{s} Rd, Rn, <operand2></operand2>	NZC	_	-	Rd := Rn AND Operand2
	EOR		BOR{cond}{S} Rd, Rn, <operand2></operand2>	Z		77	Rd := Rn EOR Operand2
	ORR		ORR{cond}{S} Rd, Rn, <operand2></operand2>			-	Rd := Rn OR Operand2
,	Bit Clear		BIC{cond}{S} Rd, Rn, <operand2></operand2>			I	Rd := Rn AND NOT Operand2
Compare	Compare		CMP{cond} Rn, <operand2></operand2>	NZCV		_	Update CPSR flags on Rn - Operand2
	negative		CMN(cond) Rn, <operand2></operand2>				Update CPSR flags on Rn + Operand2
Saturate	Signed saturate word, right shift	0	SSAT(cond) Rd, # <sat>, Rm{, ASR <sh>}</sh></sat>		Q	77	Rd := SignedSat((Rm ASR sh), sat). < sat > range 0-31, < sh > range 1-32.
	left shift		SSAT(cond) Rd, # <sat>, Rm{, LSL <sh>}</sh></sat>		0	77	Rd := SignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31.</sh></sat>
	Signed saturate two halfwords	6	SSAT16{cond} Rd, # <sat>, Rm</sat>		0	יד יד	Rd[31:16] := SignedSat(Rm[31:16], sat), Rd[15:0] := SignedSat(Rm[15:0], sat), <sat> range 0-15.</sat>
	Unsigned saturate word, right shift	6	USAT {cond} Rd, # <sat>, Rm{, ASR <sh>}</sh></sat>		0	77	Rd := UnsignedSat((Rm ASR sh), sat). < sat > range 0-31, < sh > range 1-32.
	left shift		USAT(cond) Rd, # <sat>, Rm(, LSL <sh>)</sh></sat>		0	771	Rd := UnsignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31.</sh></sat>
•	Unsigned saturate two halfwords	¢	USAT16(cond) Rd, # <sat>, Rm</sat>		0	n 5n	Rd[31:16] := UnsignedSat(Rm[31:16], sat),
					F		retrained Charge contest to the same and the same of the same o

ARM Instruction Set Quick Reference Card

No Op No operation	Software Software interrupt	┖	Return I	Store ret	· · ·	Set endianness	Change	State	SSOF		****		with	and	William	biancii		Select Select by	In law h		bytes In word	┖		Unsigned Halfwor	<u> </u>	with add Two byt		Byte to word	extend Two byt	Ē	Byte to word	extend Two byt	_		Tack hal
ation	Software interrupt) int	Return from exception	Store return state		unness	Change processor mode		Change processor state	and change to Java state	with tink and exenange (2)		with link and exchange (1)	and exchange	With link		y no	Color huses	alfuned sign artend	In both halfwords		Byte to word, add	Two bytes to halfwords, add	Halfword to word, add	Byte to word, add	Two bytes to halfwords, add	Halfword to word, add	word	Two bytes to halfwords	Halfword to word	word	Two bytes to halfwords	Halfword to word	Pack halfword top + bottom	1447 Hattword Dottom + 100
S	ro		6			6		6		51, 6 1	Ų		5T 1				1 0		<u>, </u>	6	6	<u> </u>	6		6			6 1		6	6 1		, 9		0
NOP	d_24>	BKPT <immed 16=""></immed>	RFE <a_mode4l> Rn{!}</a_mode4l>	SRS <a_mode4s> #<p_mode>{!}</p_mode></a_mode4s>		nness>		CPSIE <iflags> {, #<p_mode>}</p_mode></iflags>	{, # <p_mode>}</p_mode>		BLX{cond} Rm		BLX label	BX(cond) Rm	BL{cond} label		KII, KIII			REV16(cond) Rd, Rm	REV(cond) Rd, Rm	UXTAB{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	\$		SXTAB{cond} Rd, Rn, Rm[, ROR # <sh>}</sh>	\$_	<sh>}</sh>	UXTB{cond} Rd, Rm{, ROR # <sh>}</sh>	₹}	UXTH{cond} Rd, Rm{, ROR # <sh>}</sh>	SXTB{cond} Rd, Rm{, ROR # <sh>}</sh>	<u>\</u>	ROR # <sh>}</sh>	Rd, Rn, Rm{, ASR # <sh>}</sh>	_
None	tion.	Prefetch abort or enter debug state.	PC := [Rn], CPSR := [Rn + 4]	[R13m] := R14, [R13m + 4] := CPSR	ndian) or LE (Little Endian).	Sets endianness for loads and saves.			Disable specified interrups, optional change mode.	Change to Java state	R14 := address of next instruction, R15 := Rm[31:1] Change to Thumb if Rm[0] is 1		R14 := address of next instruction, R15 := label, Change to Thumb	R15 := Rm, Change to Thumb if Rm[0] is 1	R14 := address of next instruction, R15 := label	KIS := label	Ka[173] := Ka[173] if $GE[9] = 1$, case $Ka[173] := Ka[173]Radia = Ka[173] := Ka[173]$ $Radia = Ka[173] := Ka[173]Radia = Ka[173] := Ka[173]$ $Radia = Ka[173]$ Ra	Ku[15:5]	Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8],	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[73:16] Rd[7:0] := Rm[11:24]	Rd[31:0] := Rn[31:0] + ZcroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.		Rd[31:0] := Rn[31:0] + ZeroExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.		Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	Rd[31:16] := ZeroExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	Rd[31:0] := SignExtcnd((Rm ROR (8 * sh))[7:0]). sh 0-3.	Rd[31:16] := SignExtcnd((Rm ROR (8 * sh))[23:16]), Rd[15:0] := SignExtcnd((Rm ROR (8 * sh))[7:0]), sh 0-3.	Rd[31:0] := SignExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	Rd[31:16] := Rn[31:16], Rd[15:0] := (Rm ASR sh)[15:0]. sh 1-32.	
	24-bit value encoded in instruction.	Cannot be conditional.	Cannot be conditional.	Cannot be conditional.		Cannot be conditional.	Cannot be conditional.	Cannot be conditional.	Cannot be conditional.			of current instruction.	Cannot be conditional.		label must be within ±32Mb of current instruction.	label must be within ±32Mb of current instruction.									•										

ARM Addressing Modes Quick Reference Card

		1			
Operation		ω	Assembler	Action	Notes
Load	Word		LDR(cond) Rd, <a_mode2></a_mode2>	Rd := [address]	Rd must not be R15.
	User mode privilege		LDR(cond)T Rd, <a_mode2p></a_mode2p>	•	Rd must not be R15.
	branch (§ 5T; and exchange)		LDR(cond) R15, <a mode2="">	R15 := [addrcss][31:1]	
				(§ 5T: Change to Thumb if [address][0] is 1)	
	Byte		LDR(cond)B Rd, <a_mode2></a_mode2>	Rd := ZeroExtend[byte from address]	Rd must not be R15.
	User mode privilege		LDR{cond}BT Rd, <a_mode2p></a_mode2p>		Rd must not be R15.
-	signed	4	LDR{cond}SB Rd, <a_mode3></a_mode3>	Rd := SignExtend[byte from address]	Rd must not be R15.
-	Halfword	4	LDR{cond}H Rd, <a_mode3></a_mode3>	Rd := ZcroExtent[halfword from address]	Rd must not be R15.
	signed	4	LDR{cond}SH Rd, <a_mode3></a_mode3>	Rd := SignExtend[halfword from address]	Rd must not be R15.
	Doubleword	£33	5E* LDR{cond}D Rd, <a_mode3></a_mode3>	Rd := [address], R(d+1) := [address + 4]	Rd must be even, and not R14.
Load multiple	Pop, or Block data load		LDM{cond} <a_mode4l> Rn{:}, <reglist-pc></reglist-pc></a_mode4l>	Load list of registers from [Rn]	
	return (and exchange)		LDM{cond} <a_mode4l> Rn{!}, <reglist+pc></reglist+pc></a_mode4l>	Load registers, R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1)	
•	and restore CPSR		LDM{cond} <a_mode4l> Rn{!}, <reglist+pc>^</reglist+pc></a_mode4l>	Load registers, branch (§ 5T: and exchange), CPSR := SPSR	Use from exception modes only.
_	User mode registers		LDM(cond) <a_mode4l> Rn, <reglist-pc>^</reglist-pc></a_mode4l>	Load list of User mode registers from [Rn]	Use from privileged modes only
Soft preload	Memory system hint	SE*	5E* PLD <a_mode2></a_mode2>	Memory may prepare to load from address	Cannot be conditional.
Load exclusive	Load exclusive Semaphore operation	0	LDREX{cond} Rd, [Rn]	Rd := [Rn], tag address as exclusive access Outstanding tag set if not shared address	Rd, Rn must not be R15.
Store	Word		STR(cond) Rd, <a_mode2></a_mode2>	[address] := Rd	
	User mode privilege		STR(cond)T Rd, <a_mode2p></a_mode2p>	[address] := Rd	
	Byte		STR(cond)B Rd, <a_mode2></a_mode2>	[address][7:0] := Rd[7:0]	
	User mode privilege		STR(cond)BT Rd, <a_mode2p></a_mode2p>	[address][7:0] := Rd[7:0]	
	Halfword	4	STR{cond}H Rd, <a_mode3></a_mode3>	[address][15:0] := Rd[15:0]	
!	Doubleword	5E*	SE* STR {cond}D Rd, <a_mode3></a_mode3>	[address] := Rd, [address + 4] := R(d+1)	Rd must be even, and not R14.
Store multiple	Push, or Block data store		STM{cond} <a_mode4s> Rn{!}, <reglist></reglist></a_mode4s>	Store list of registers to [Rn]	
	User mode registers		STM{cond} <a_mode45> Rn{!}, <reglist>^</reglist></a_mode45>	Store list of User mode registers to [Rn]	Use from privileged modes only.
Stare exclusive	Store exclusive Semaphore operation	ō,	STREX(cond) Rd, Rm, [Rn]		Rd, Rm, Rn must not be R15.
Swap	Word	Ų	SWP{cond} Rd, Rm, [Rn]	temp := [Rn], [Rn] := Rm, Rd := temp	
	Вутс	Ų	SWP{cond}B Rd, Rm, [Rn]	temp := ZcroExtcnd([Rn][7:0]),	
		Ī		fleath - or - miles of was	

Quick Reference Card ARM Addressing Modes

Addressing	Addressing Mode 2 - Word and Unsigned Byte Data Transfer	Jnsign	ed Byte D	ata Tı	ansfer	
Pre-indexed	Immediate offset	Rm,	[Rn, #+/- <immed_12>]{!}</immed_12>	ned 1	2>] {!}	
	Zero offset	[Rn]				Equivalent to [Rn,#0]
	Register offset	(Rn,	[Rn, +/-Rm][1]	=		
	Scaled register offset	[Rn,	+/-Rm,]	# 1S1	<shift>] {!}</shift>	[Rn, +/-Rm, LSL $\#$ <shift>]{!} Allowed shifts 0-31</shift>
		[Rn,	[Rn, +/-Rm,]	LSR #	<shift>[!]</shift>	LSR # <shift>] {!} Allowed shifts 1-32</shift>
		[Rn,	+/-Rm, i	ASR #	<shift>] (!)</shift>	$[Rn, +/-Rm, ASR \#] {!} Allowed shifts 1-32$
		[Rn,	+/-Rm,]	30R #	<shift>] {!}</shift>	$[Rn, +/-Rm, ROR \#]{!}$ Allowed shifts 1-31
		[Rn,	+/-Rm, RRX]{!}	XXX.	⇆	
Post-indexed	Immediate offset	[Rn]	[Rn], #+/- <immed_12></immed_12>	med	12>	
	Register offset	[Rn]	+/-Rm			
	Scaled register offset [Rn]		+/-Rm,	TST	+/-Rm, LSL # <shift></shift>	Allowed shifts 0-31
		[Rn],	+/-Rm,	LSR	LSR # <shift></shift>	Allowed shifts 1-32
		[Rn],	+/-Rm,	ASR	+/-Rm, ASR # <shift></shift>	Allowed shifts 1-32
		[Rn],	+/-Rm,	ROR	+/-Rm, ROR # <shift></shift>	Allowed shifts 1-31
		[Rm],	[Rm], +/-Rm,	RRX		

Ħ	Allowed shifts 1-31	[Rn], +/-Rm, ROR # <shift></shift>	
o	Allowed shifts 1-32	[Rn], +/-Rm, ASR # <shift></shift>	
Suffix	Allowed shifts 1-32	[Rn], +/-Rm, LSR # <shift></shift>	
PSR fields	Allowed shifts 0-31	[Rn], +/-Rm, LSL # <shift></shift>	Scaled register offset
		[Rn], +/-Rm	Register offset
Rolate right reg	Equivalent to [Rn],#0	[Rn]	Zero offset
Arithmetic shif		[Rn], #+/- <immed_12></immed_12>	Post-indexed Immediate offset
Logical shift ri		ed only)	Addressing Mode 2 (Post-indexed only)
Logical shift le			
Rotate right ex		[Rn], +/-Rm, RRX	
Register	Allowed shifts 1-31	[Rn], +/-Rm, ROR # <shift></shift>	
Rotate right im	Allowed shifts J-32	[Rn], +/-Rm, ASR # <shift></shift>	
Arithmetic shift	Allowed shifts 1-32	[Rn], +/-Rm, LSR # <shift></shift>	
Logical shift ri	Allowed shifts 0-31	[Rn], +/-Rm, LSL # <shift></shift>	Scaled register offset
Logical shift le		[Rn], +/-Rm	Register offset
Immediate val		[Rn], #+/- <immed_12></immed_12>	Post-indexed Immediate offset
Flexible Ope		[Rn, +/-Rm, RRX]{!}	
	Allowed shifts 1-31	[Rn, +/-Rm, ROR # <shift>] {!} Allowed shifts 1-31</shift>	
XS	Allowed shifts 1-32	[Rn, +/-Rm, ASR # <shift>] {!} Allowed shifts 1-32</shift>	
πE*	Allowed shifts 1-32	[Rn, +/-Rm, LSR # <shift>] {!} Allowed shifts 1-32</shift>	
ηE	Allowed shifts 0-31	[Rn, +/-Rm, LSL # <shift>] {!} Allowed shifts 0-31</shift>	Scaled register offset
×		[Rn, +/-Rm] [1]	Register offset

ē	to original pare para transfer		AHM architecture versions	ure versions
	[Rn, #+/- <immed_12>]{!}</immed_12>		n	ARM architecture ver
	[Rn]	Equivalent to [Rn,#0]	nT, nJ	T or J variants of ARP
	[Rn, +/-Rm] [1]		×	ARM architecture ver
S.	[Rn, +/-Rm, LSL # <shift>] {!}] Allowed shifts 0-31</shift>	Allowed shifts 0-31	Æ	All E variants of ARA
	[Rn, +/-Rm, LSR # <shift>]{!}</shift>	# <shift>] {!} Allowed shifts 1-32</shift>	nE*	E variants of ARM an
	[Rn, +/-Rm, ASR # <shift>] [!] Allowed shifts 1-32</shift>	Allowed shifts 1-32	XS	XScale coprocessor in
	[Rn, +/-Rm, ROR # <shift>] [!] Allowed shifts 1-31</shift>	Allowed shifts 1-31		
	[Rn, +/-Rm, RRX]{!}		Flexible Operand 2	nd 2
	[Rn], #+/- <immed_12></immed_12>		Immediate value	
	[Rn], +/-Rm		Logical shift left immediate	immediate
SCT	[Rn], +/-Rm, LSL # <shift></shift>	Allowed shifts 0-31	Logical shift right immediate	t immediate
	[Rn], +/-Rm, LSR # <shift></shift>	Allowed shifts 1-32	Arithmetic shift right immediate	ight immediate
	[Rn], +/-Rm, ASR # <shift></shift>	Allowed shifts 1-32	Rotate right immediate	cdiate
	[Rn], +/-Rm, ROR # <shift></shift>	Allowed shifts 1-31	Register	
	[Rn], +/-Rm, RRX		Rotate right extended	ıdcd
			Logical shift left register	register
ă	exed only)		Logical shift right register	t register
	[Rn], #+/- <immed_12></immed_12>		Arithmetic shift right register	ight register
	[an]	Eminates Days	7	

	Anni architecture versions	CIC ACTOINTS					
	n	ARM architecture version n and above	ion #	and at	ove.		
_	nΤ, nJ	T or J variants of ARM architecture version n and above	archi	tectur	c version n and abov	č.	
-	Z	ARM architecture version 3M, and 4 and above, except xM variants.	ion 31	A, and	4 and above, except	xM variants.	
	πE	All E variants of ARM architecture version n and above	archi	ecture	version n and above	ė.	
_	nE*	E variants of ARM architecture version n and above, except xP variants.	hitect	re vei	rsion n and above, ex	ccept xP variants.	
	XS	XScale coprocessor instruction	tructi	on			
	Flexible Operand 2	nd 2					
	Immediate value		15>#	# <immed 8r=""></immed>	812		
	Logical shift left immediate		Rm,	TSI	LSL # <shift></shift>	Allowed shifts 0-31	
	Logical shift right immediate		Rп,	LSR	LSR # <shift></shift>	Allowed shifts 1-32	
	Arithmetic shift right immediate		Rπ,	ASR	# <shift></shift>	Allowed shifts 1-32	
	Rotate right immediate		Rπ,	ROR	ROR # <shift></shift>	Allowed shifts 1-31	
	Register		Rm				
_	Rotate right extended		Rm,	RRX			
,	Logical shift left register		Řm,	$_{\rm IST}$	Rs		
_	Logical shift right register		Rm,	LSR	Rs		
	Arithmetic shift right register		Хm,	ASR Rs	Rs		
	Rolate right register	•	Rm. ROR Rs	ROR	Ris S		

	[Rn], {8-bit copro. option}	No offset	Unindexed
	[Rn], #+/- <immed_8*4></immed_8*4>	Immediate offset	Post-indexed
Equivalent to [Rn,#0]		Zero offset	
	[Rn, #+/- <immed_8*4>]{!}</immed_8*4>	Immediate offset	Prc-indexed
	or Data Transfer	Addressing Mode 5 - Coprocessor Data Transfer	Addressing

					<u>-</u>	1
Addressing I	Addressing Mode 4 - Multiple Data Transfer	ta Transfer			M.	
Block load		Stack pop			Id	
IA	Increment After	ממ	Full Descending		VS	_
в	Increment Before	ED	Empty Descending		٧c	
DA	Decrement After	FA	Full Ascending		HI	_
DB	Decrement Before	EA	Empty Ascending		LS	_
Block store	0	Stack push			GE	
IA	Increment After	EA	Empty Ascending		LT	
IB	Increment Before	FA	Full Ascending		GT	
DA	Decrement After	ED	Empty Descending		LE	
DB	Decrement Before	FD	Full Descending		AL	_
			i			ır
Addressing P	Addressing Mode 5 - Coprocessor Data Transfer	or Data Transfe			Processor Mod-	
Prc-indexed	Immediate offset	[Rn, #+/- <immed_8*4>]{!}</immed_8*4>	med_8*4>]{!}		16	
	Zero offset	[Rn]		Equivalent to [Rn,#0]	17	_
Post-indexed	Immediate offset	[Rn], #+/- <i< td=""><td>#+/-<immed_8*4></immed_8*4></td><td></td><td>18</td><td>_</td></i<>	#+/- <immed_8*4></immed_8*4>		18	_
Unindexed	No offset	[Rn], {8-bit	{8-bit copro. option}		19	
					23	_
					27	

Signed greater than

Signed less than Signed greater than or equal Unsigned lower or same Unsigned higher No overflow Overflow Positive or zero Negative

> Greater than or equal Less than or equal Greater than, or unordered Not unordered

Less than, or unordered

Signed less than or equal

Always (normally omitted)

Always (normally omitted)

Less than or equal, or unordered

Post-indexed

Register Immediate offset Register

[Rn], #+/-<immed_8>
[Rn], +/-Rm [Rn, +/-Rm] {!} Pre-indexed

Immediate offset Zero offset

[Rn] Rn,

Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer

#+/-<immed_8>]{!}

Equivalent to [Rn,#0]

Condition Field
Mnemonic

Description

Extension field mask byte Flags field mask byte

Status field mask byte

PSR[7:0] PSR[31:24] PSR[23:16] PSR[15:8]

(use at least one suffix)

Meaning

Control field mask byte

CC / FO NE E

Carry Set / Unsigned higher or same

Not equal, or unordered
Greater than or equal, or unordered
Less than

Less than

Unordered (at least one NaN operand) Greater than or equal, or unordered Equal

Description (VFP)

Carry Clear / Unsigned lower

Not equal

[Rm],

+/-Rm, RRX

Processor Modes	des	Prefi	Prefixes for Par
16	User	S	Signed arith
17	FIQ Fast Interrupt	Ø	Signed satu
18	IRQ Interrupt	HS	Signed arith
19	Supervisor	ď	Unsigned ar
23	Abort	ő	Unsigned sa
27	Undefined	HU	Unsigned ar
31	System		

	Prefi	Prefixes for Parallel Instructions
	s	Signed arithmetic modulo 28 or 216, sets CPSR GE bits
nterrupt	O	Signed saturating arithmetic
upt .	HS	Signed arithmetic, halving results
<u> </u>	u	Unsigned arithmetic modulo 28 or 216, sets CPSR GE bits
	g	Unsigned saturating arithmetic
	댎	Unsigned arithmetic, halving results

ARM Addressing Modes Quick Reference Card

Coprocessor operations	ş	Assembler	Action	Notes
Data operations	2	2 CDP(cond) <copr>, <opl>, CRd, CRn, CRm{, <op2>}</op2></opl></copr>	Coprocessor dependent	
Alternative data operations	5	CDP2 <copr>, <opl>, CRd, CRm, CRm(, <op2>)</op2></opl></copr>	Coprocessor dependent	Cannot be conditional
Move to ARM register from coprocessor		MRC(cond) <copr>, <opl>, Rd, CRn, CRm(, <op2>)</op2></opl></copr>	Coprocessor dependent	
Alternative move	<u>.</u>	MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	Cannot be conditional
Two ARM register move	SE	SE* MRRC(cond) <copr>, <opl>, Rd, Rn, CRm</opl></copr>	Coprocessor dependent	
Alternative two ARM register move	_	MRRC2 <copr>, <opl>, Rd, Rn, CRm</opl></copr>	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	2	MCR(cond) <copr>, <opl>, Rd, CRn, CRm{, <op2>}</op2></opl></copr>	Coprocessor dependent	
Alternative move	5	MCR2 <copr>, <opl>, Rd, CRn, CRm{, <op2>}</op2></opl></copr>	Coprocessor dependent	Cannot be conditional.
Two ARM register move	SE	5E* MCRR(cond) <copr>, <op1>, Rd, Rn, CRm</op1></copr>	Coprocessor dependent	
Alternative two ARM register move	6	MCRR2 <copr>, <opl>, Rd, Rn, CRm</opl></copr>	Coprocessor dependent	Cannot be conditional.
Load	2	LDC(cond) <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	
Alternative loads	U 1	LDC2 <copr>, CRd, <a mode5=""></copr>	Coprocessor dependent	Cannot be conditional.
Store	2	STC(cond) <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	
Alternative stores	5	STC2 <copr>, CRd, <a mode5=""></copr>	Coprocessor dependent	Cannot be conditional.

Proprietary Notice

Words and logos marked with [®] or ¹¹ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001H

Change Log

 Issue
 Date
 By
 Change

 A
 June 1995
 B.H
 First Release

 B
 Sept 1996
 B.H
 Second Release

 C
 Nov 1998
 B.H
 Third Release

 D
 Oct 1999
 CKS
 Fourth Release

 E
 Oct 2000
 CKS
 Fifth Release

 F
 Sept 2001
 CKS
 Sixth Release

 G
 Jan 2003
 CKS
 Seventh Release

 H
 Oct 2003
 CKS
 Eighth Release