

# UNIVERSITY OF DUBLIN TRINITY COLLEGE

**Faculty of Engineering, Mathematics and Science**

**School of Computer Science & Statistics**

**Integrated Computer Science  
Year 2 Examination**

**Trinity Term 2014**

## **Microprocessor Systems**

**Friday May 9, 2014**

**RDS Main Hall**

**14:00–16:00**

**Dr Mike Brady**

---

### **Instructions to Candidates:**

Attempt **two** questions. All questions carry equal marks. Each question is scored out of a total of 20 marks.

You may not start this examination until you are instructed to do so by the Invigilator.

### **Materials permitted for this examination:**


An ASCII code table (one page) and an ARM Instruction Set Summary (six pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

1. (a) Explain how a four-stage pipeline architecture works. What factors prevent a pipeline running at full speed? How can they be addressed? [6 marks]
- (b) List the components of the standard *memory hierarchy*. Why is there a memory hierarchy? [5 marks]
- (c) Describe how cache memories are organised. [5 marks]
- (d) How would you go about estimating how long a program would take to execute? How would the components of the memory hierarchy affect your estimates? [4 marks]

2. (a) Explain the difference between polling and interrupts. Why is polling sometime better? Why are interrupts sometimes better? [5 marks]

Imagine you have a 16-key keypad (see diagram) where the keys are arranged as a four-by-four square, interfaced to your computer at location 0xE0F05204, providing a 2-of-8 code for each key. When a key is pressed, the value of its row line and its column line, which are normally 1, are pulled down to 0.



- (b) Explain what a *lookup table* is and how you would use it to encode the relationship between the binary patterns presented on the interface above when a key is pressed, to the ASCII code of the character printed on the keytop. [5 marks]
- (c) When a key on the keyboard shown above is pressed, it may *bounce*; that is, its state may change rapidly for about 5 ms before finally settling down its true value.

Write a polling subroutine that reliably returns, in R0, the ASCII code of a key when it is pressed. Explain clearly how your subroutine works. *Note*, your subroutine should work when the key is pressed, not when it is released. [10 marks]

3. (a) What are the different modes of operation of the ARM? What are they for? Why does the FIQ mode have its own copy of some of the registers?

[2 marks]

- (b) Explain the difference between vectored and non-vectored interrupt handling. Which is better?

[4 marks]

- (c) Design, document and write an interrupt handler which is called by a timer every millisecond and which monitors a one-bit input at bit 5 or location 0x40567884. The value of the input is normally zero but sometimes goes to one. Your interrupt handler has to record the length of the longest time for which the input is continuously high and store its value in milliseconds at a location in RAM identified by the label `LONGEST_HIGH_TIME`.

*Do not attempt to write the timer initialisation code. Assume it has already been set up—your code doesn't have to do any further setup. Just write a comment in your code where you would finally enable interrupts when everything else in your code is ready.*

Likewise, assume the interface at location 0x40567884 has already been set up.

[14 marks]

## ASCII Code

| Row<br>Number | Column Number |            |     |     |     |     |     |            |
|---------------|---------------|------------|-----|-----|-----|-----|-----|------------|
|               | 000           | 001        | 010 | 011 | 100 | 101 | 110 | 111        |
| 0000          | <i>NUL</i>    | <i>DLE</i> | ◇   | 0   | @   | P   | `   | p          |
| 0001          | <i>SOH</i>    | <i>DC1</i> | !   | 1   | A   | Q   | a   | q          |
| 0010          | <i>STX</i>    | <i>DC2</i> | "   | 2   | B   | R   | b   | r          |
| 0011          | <i>ETX</i>    | <i>DC3</i> | #   | 3   | C   | S   | c   | s          |
| 0100          | <i>EOT</i>    | <i>DC4</i> | \$  | 4   | D   | T   | d   | t          |
| 0101          | <i>ENQ</i>    | <i>NAK</i> | %   | 5   | E   | U   | e   | u          |
| 0110          | <i>ACK</i>    | <i>SYN</i> | &   | 6   | F   | V   | f   | v          |
| 0111          | <i>BELL</i>   | <i>ETB</i> | '   | 7   | G   | W   | g   | w          |
| 1000          | <i>BS</i>     | <i>CAN</i> | (   | 8   | H   | X   | h   | x          |
| 1001          | <i>HT</i>     | <i>EM</i>  | )   | 9   | I   | Y   | i   | y          |
| 1010          | <i>LF</i>     | <i>SUB</i> | *   | :   | J   | Z   | j   | z          |
| 1011          | <i>VT</i>     | <i>ESC</i> | +   | ;   | K   | [   | k   | {          |
| 1100          | <i>FF</i>     | <i>FS</i>  | ,   | <   | L   | \   | l   |            |
| 1101          | <i>CR</i>     | <i>GS</i>  | -   | =   | M   | ]   | m   | }          |
| 1110          | <i>SO</i>     | <i>RS</i>  | .   | >   | N   | ^   | n   | ~          |
| 1111          | <i>SI</i>     | <i>US</i>  | /   | ?   | O   | _   | o   | <i>DEL</i> |

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).

The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column **110**, Row **1110**. Hence its ASCII code is **1101110**.

The **Control Code** mnemonics are given in italics above; e.g. *CR* for Carriage Return, *LF* for Line Feed, *BELL* for the Bell, *DEL* for Delete.

The Space is ASCII 0100000, and is shown as ◇ here.

# ARM® Instruction Set Quick Reference Card

CS2021-1

| Key to Tables | Refer to Table Condition Field. Omit for unconditional execution.  |
|---------------|--|
| {cond}        | Refer to Table <b>Flexible Operand 2</b> . Shift and rotate are only available as part of Operand2.  |
| <Operand2>    | Refer to Table <b>Flexible Operand 2</b> . Shift and rotate are only available as part of Operand2.  |
| <fieldas>     | Refer to Table <b>PSR fields</b> .   |
| <PBR>         | Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)  |
| {S}           | Updates condition flags if S present.  |
| C*, V*        | Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later. Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR. |
| Q             | Four Greater-than-or-Equal flags. Always updated by parallel adds and subtracts.   |
| GE            | B meaning half-register [15:0], or T meaning [31:16].  |
| x, y          | A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.  |
| <immed_8r>    | RSX is RS rotated 16 bits if X present. Otherwise, RSX is RS.  |
| {x}           | Refer to Table <b>Prefixes for Parallel Instructions</b>   |
| <prefix>      | Refer to Table <b>Prefixes for Parallel Instructions</b>   |
| <P, mode>     | Refer to Table <b>Processor Modes</b>  |
| R13m          | R13 for the processor mode specified by <P, mode>  |

| {endianness} | Can be BE (Big Endian) or LE (Little Endian).                               |
|--------------|---|
| <a_mode2>    | Refer to Table <b>Addressing Mode 2</b> .                                   |
| <a_mode2p>   | Refer to Table <b>Addressing Mode 2 (Post-indexed only)</b> .               |
| <a_mode3>    | Refer to Table <b>Addressing Mode 3</b> .                                   |
| <a_mode4L>   | Refer to Table <b>Addressing Mode 4 (Block load or Stack pop)</b> .         |
| <a_mode4S>   | Refer to Table <b>Addressing Mode 4 (Block store or Stack push)</b> .       |
| <a_mode5>    | Refer to Table <b>Addressing Mode 5</b> .                                   |
| <regl1st>    | A comma-separated list of registers, enclosed in braces { and }.            |
| <regl1st+PC> | As <regl1st>, must not include the PC.                                      |
| {i}          | Updates base register after data transfer if i present.                     |
| +/-          | + or - (+ may be omitted.)  |
| \$           | Refer to Table <b>ARM architecture versions</b> .                           |
| <iflags>     | Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt). |
| {R}          | Rounds result to nearest if R present, otherwise truncates result.          |

| Operation  | Assembler                            | S updates | Q | Action   |
|--|--------------------------------------|-----------|---|--|
| Arithmetic   |                                      |           |   |  |
| Add  | ADD{cond}<S> Rd, Rn, <Operand2>      | N Z C V   | Q | Rd := Rn + Operand2  |
| with carry   | ADC{cond}<S> Rd, Rn, <Operand2>      | N Z C V   | Q | Rd := Rn + Operand2 + Carry  |
| saturation   | SE QADD{cond} Rd, Rm, Rn             |           | Q | Rd := SAT(Rm + Rn)   |
| double saturation  | SE QDADD{cond} Rd, Rm, Rn            |           | Q | Rd := SAT(Rm + SAT(Rn * 2))  |
| Subtract   | SUB{cond}<S> Rd, Rn, <Operand2>      | N Z C V   | Q | Rd := Rn - Operand2  |
| with carry   | SBC{cond}<S> Rd, Rn, <Operand2>      | N Z C V   | Q | Rd := Rn - Operand2 - NOT(Carry)   |
| reverse subtract   | RSB{cond}<S> Rd, Rn, <Operand2>      | N Z C V   | Q | Rd := Operand2 - Rn  |
| reverse subtract with carry                              | RSC{cond}<S> Rd, Rn, <Operand2>      | N Z C V   | Q | Rd := Operand2 - Rn - NOT(Carry)   |
| saturation   | SE QSUB{cond} Rd, Rm, Rn             |           | Q | Rd := SAT(Rm - Rn)   |
| double saturation  | SE QDSUB{cond} Rd, Rm, Rn            |           | Q | Rd := SAT(Rm - SAT(Rn * 2))  |
| Multiply   | 2 MUL{cond}<S> Rd, Rm, Rs            | N Z C*    | Q | Rd := (Rm * Rs)[31:0]  |
| and accumulate   | 2 MLA{cond}<S> Rd, Rm, Rs, Rn        | N Z C*    | Q | Rd := (Rm * Rs) + Rn[31:0]   |
| unsigned long  | M UMULL{cond}<S> RdLo, RdHi, Rm, Rs  | N Z C* V* |   | RdHi, RdLo := unsigned(Rm * Rs)  |
| unsigned accumulate long                                 | M UMLAL{cond}<S> RdLo, RdHi, Rm, Rs  | N Z C* V* |   | RdHi, RdLo := unsigned(RdHi, RdLo + Rm * Rs)                                 |
| signed long  | 6 SMALL{cond}<S> RdLo, RdHi, Rm, Rs  | N Z C* V* |   | RdHi, RdLo := signed(RdHi, RdLo + Rm * Rs)                                   |
| signed double accumulate long                            | M SMLAL{cond}<S> RdLo, RdHi, Rm, Rs  | N Z C* V* |   | RdHi, RdLo := signed(RdHi, RdLo + Rm * Rs)                                   |
| 16 * 16 bit  | SE SMULXY{cond} Rd, Rm, Rs           |           | Q | Rd := Rm[X] * Rs[Y]  |
| 32 * 16 bit  | SE SMULWY{cond} Rd, Rm, Rs           |           | Q | Rd := (Rm * Rs)[47:16]   |
| 16 * 16 bit and accumulate                               | SE SMLAXY{cond} Rd, Rm, Rs, Rn       |           | Q | Rd := Rn + Rm[X] * Rs[Y]   |
| 32 * 16 bit and accumulate                               | SE SMLAWY{cond} Rd, Rm, Rs, Rn       |           | Q | Rd := Rn + (Rm * Rs)[47:16]  |
| 16 * 16 bit and accumulate                               | 5E SMLALXY{cond} RdLo, RdHi, Rm, Rs  |           | Q | RdHi, RdLo := RdHi, RdLo + Rm[X] * Rs[Y]                                     |
| Dual signed multiply, add and accumulate                 | 6 SMLALD{X}<cond> RdHi, RdLo, Rm, Rs |           | Q | Rd := Rm[15:0] * Rs[X][15:0] + Rm[31:16] * Rs[X][31:16]                      |
| Dual signed multiply, subtract and accumulate            | 6 SMLSD{X}<cond> Rd, Rm, Rs          |           | Q | Rd := Rm[15:0] * Rs[X][15:0] - Rm[31:16] * Rs[X][31:16]                      |
| Signed most significant word multiply and accumulate     | 6 SMLSLD{X}<cond> RdHi, RdLo, Rm, Rs |           | Q | RdHi, RdLo := RdHi, RdLo + Rm[15:0] * Rs[X][15:0] + Rm[31:16] * Rs[X][31:16] |
| Multiply with internal 40-bit accumulate packed halfword | 6 SMMUL{R}<cond> Rd, Rm, Rs          |           | Q | Rd := (Rm * Rs)[63:32]   |
| and subtract   | 6 SMMULA{R}<cond> Rd, Rm, Rs, Rn     |           | Q | Rd := Rn + (Rm * Rs)[63:32]  |
| Count leading zeros                                      | XS MIA{cond} Ac, Rm, Rs              |           |   | Ac := Ac + Rm * Rs   |
|  | XS MIAH{cond} Ac, Rm, Rs             |           |   | Ac := Ac + Rm * Rs   |
|  | XS MIAHY{cond} Ac, Rm, Rs            |           |   | Ac := Ac + Rm[X] * Rs[Y]   |
|  | 5 CLZ{cond} Rd, Rm                   |           |   | Rd := number of leading zeroes in Rm   |

## ARM Addressing Modes Quick Reference Card

CS2021-1

| Operation           | \$                                  | Assembler                             | S updates | Q  | GE Action   |
|---------------------|-------------------------------------|---------------------------------------|-----------|----|---|
| Parallel arithmetic | 6                                   | <prefix>ADDD16{cond} Rd, Rn, Rm       |           | GE | Rd[31:16] := Rn[31:16] + Rm[31:16], Rd[15:0] := Rn[15:0] + Rm[15:0]   |
|                     | 6                                   | <prefix>SUBB16{cond} Rd, Rn, Rm       |           | GE | Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0]   |
|                     | 6                                   | <prefix>ADDD8{cond} Rd, Rn, Rm        |           | GE | Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0] |
|                     | 6                                   | <prefix>SUBB8{cond} Rd, Rn, Rm        |           | GE | Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0] |
|                     | 6                                   | <prefix>ADDSUBX{cond} Rd, Rn, Rm      |           | GE | Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]   |
|                     | 6                                   | <prefix>SUBADDX{cond} Rd, Rn, Rm      |           | GE | Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]   |
|                     | 6                                   | USAD8{cond} Rd, Rm, Rs                |           |    | Rd := Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])                       |
|                     | 6                                   | USAD8{cond} Rd, Rm, Rs, Rn            |           |    | Rd := Rn + Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])                |
| Move                | 3                                   | MOV{cond}{s} Rd, <Operand2>           | N Z C     |    | Rd := Operand2  |
|                     | 3                                   | MVN{cond}{s} Rd, <Operand2>           | N Z C     |    | Rd := 0xFFFFFFFF EOR Operand2   |
|                     | 3                                   | MSR{cond} <PSR>_fields, Rm            |           |    | PSR := Rm (selected bytes only)   |
|                     | 3                                   | MSR{cond} <PSR>_fields, #immed_8x     |           |    | PSR := immed_8x (selected bytes only)   |
|                     | XS                                  | MRA{cond} RdLo, RdHi, Ac              |           |    | RdLo := Ac[31:0], RdHi := Ac[39:32]   |
|                     | XS                                  | MAR{cond} Ac, RdLo, RdHi              |           |    | Ac[31:0] := RdLo, Ac[39:32] := RdHi   |
|                     | 6                                   | CPY{cond} Rd, <Operand2>              |           |    | Rd := Operand2  |
|                     | 6                                   | CPY{cond} Rd, <Operand2>              |           |    | Rd := Operand2  |
| Logical             | Test                                | TST{cond} Rn, <Operand2>              | N Z C     |    | Update CPSR flags on Rn AND Operand2  |
|                     | Test equivalence                    | TEQ{cond} Rn, <Operand2>              | N Z C     |    | Update CPSR flags on Rn AND Operand2  |
|                     | AND                                 | AND{cond}{s} Rd, Rn, <Operand2>       | N Z C     |    | Rd := Rn AND Operand2   |
|                     | EOR                                 | EOR{cond}{s} Rd, Rn, <Operand2>       | N Z C     |    | Rd := Rn EOR Operand2   |
|                     | ORR                                 | ORR{cond}{s} Rd, Rn, <Operand2>       | N Z C     |    | Rd := Rn OR Operand2  |
|                     | Bit Clear                           | BIC{cond}{s} Rd, Rn, <Operand2>       | N Z C     |    | Rd := Rn AND NOT Operand2   |
| Compare             | Compare                             | CMN{cond} Rn, <Operand2>              | N Z C V   |    | Update CPSR flags on Rn + Operand2  |
|                     | negative                            | CMN{cond} Rn, <Operand2>              | N Z C V   |    | Update CPSR flags on Rn + Operand2  |
|                     | Signed saturate word, right shift   | SSAT{cond} Rd, #<sat>, Rm{, ASR <sh>} |           | Q  | Rd := SignedSat(Rm ASR sh, sat, <sat> range 0-31, <sh> range 1-32.  |
|                     | left shift                          | SSAT{cond} Rd, #<sat>, Rm{, LSL <sh>} |           | Q  | Rd := SignedSat(Rm LSL sh, sat, <sat> range 0-31, <sh> range 0-31.  |
| Saturate            | Signed saturate two halfwords       | SSAT16{cond} Rd, #<sat>, Rm           |           | Q  | Rd[31:16] := SignedSat(Rm[31:16], sat), Rd[15:0] := SignedSat(Rm[15:0], sat, <sat> range 0-15.  |
|                     | Unsigned saturate word, right shift | USAT{cond} Rd, #<sat>, Rm{, ASR <sh>} |           | Q  | Rd := UnsignedSat(Rm ASR sh, sat, <sat> range 0-31, <sh> range 1-32.  |
|                     | left shift                          | USAT{cond} Rd, #<sat>, Rm{, LSL <sh>} |           | Q  | Rd := UnsignedSat(Rm LSL sh, sat, <sat> range 0-31, <sh> range 0-31.  |
|                     | Unsigned saturate two halfwords     | USAT16{cond} Rd, #<sat>, Rm           |           | Q  | Rd[31:16] := UnsignedSat(Rm[31:16], sat), Rd[15:0] := UnsignedSat(Rm[15:0], sat, <sat> range 0-15.                                    |

# ARM Instruction Set Quick Reference Card

CS2021-1

| Operation                       | Assembler  | \$                                  | Action  | Notes |
|---------------------------------|--|-------------------------------------|---|-------|
| <b>Pack</b>                     | Pack halfword bottom + top<br>Pack halfword top + bottom   | 6<br>6                              | $Rd[15:0] := Rn[15:0], Rd[31:16] := (Rn.LSL, sh)[31:16], sh\ 0-31.$<br>$Rd[31:16] := Rn[31:16], Rd[15:0] := (Rn.ASR, sh)[15:0], sh\ 1-32.$  |       |
| <b>Signed extend</b>            | Halfword to word<br>Two bytes to halfwords   | 6<br>6                              | $SXTB\{cond\}\ Rd, Rn, \{ROR, \#<sh>\}$<br>$SXTB16\{cond\}\ Rd, Rn, \{ROR, \#<sh>\}$  |       |
| <b>Unsigned extend</b>          | Byte to word<br>Halfword to word<br>Two bytes to halfwords   | 6<br>6<br>6                         | $UXTB\{cond\}\ Rd, Rn, \{ROR, \#<sh>\}$<br>$UXTB16\{cond\}\ Rd, Rn, \{ROR, \#<sh>\}$  |       |
| <b>Signed extend with add</b>   | Byte to word<br>Halfword to word, add<br>Two bytes to halfwords, add   | 6<br>6<br>6                         | $UXTB\{cond\}\ Rd, Rn, \{ROR, \#<sh>\}$<br>$SXTB16\{cond\}\ Rd, Rn, \{ROR, \#<sh>\}$  |       |
| <b>Unsigned extend with add</b> | Byte to word, add<br>Halfword to word, add<br>Two bytes to halfwords, add  | 6<br>6<br>6                         | $UXTB\{cond\}\ Rd, Rn, \{ROR, \#<sh>\}$<br>$UXTB16\{cond\}\ Rd, Rn, \{ROR, \#<sh>\}$  |       |
| <b>Reverse bytes</b>            | In word<br>In both halfwords<br>In low halfword, sign extend   | 6<br>6<br>6                         | $REV\{cond\}\ Rd, Rn$<br>$REV16\{cond\}\ Rd, Rn$<br>$REVSH\{cond\}\ Rd, Rn$   |       |
| <b>Select</b>                   | Select bytes   | 6                                   | $SEL\{cond\}\ Rd, Rn, Rm$   |       |
| <b>Branch</b>                   | Branch<br>with link<br>and exchange<br>with link and exchange (1)<br>ST<br>BLX_label   | 6<br>4T, 5<br>5T<br>BLX_label       | $B\{cond\}\ label$<br>$BL\{cond\}\ label$<br>$4T, 5\ BX\{cond\}\ Rm$<br>$5T\ BLX\ label$  |       |
| <b>Processor state change</b>   | Change processor state<br>Change processor mode<br>Set endianness<br>Store return state<br>Return from exception<br>Breakpoint | 5<br>5T, 6<br>6<br>6<br>6<br>6<br>5 | $BLX\{cond\}\ Rm$<br>$5T, 6\ BXJ\{cond\}\ Rm$<br>$CEPSID\{flags\}\ \{, \#<p\_mode>\}$<br>$CEPSTE\{flags\}\ \{, \#<p\_mode>\}$<br>$CPS\ \#<p\_mode>$<br>$SETEND\ <endianness>$<br>$SRS\ <a\_mode4S>\ \#<p\_mode>\{i\}$<br>$RFE\ <a\_mode4L>\ Rn\{i\}$<br>$BKPT\ <Immed\_16>$ |       |
| <b>Software interrupt</b>       | Software interrupt   |                                     | $SWI\{cond\}\ <Immed\_24>$  |       |
| <b>No Op</b>                    | No operation   | 5                                   | NOP   |       |



## ARM Addressing Modes Quick Reference Card

C32021-1

| Operation  | §   | Assembler  | Action  | Notes  |
|--|-----|--|---|--|
| <b>Load</b>  |     |  |   |  |
| Word<br>User mode privilege<br>branch (§ 5T: and exchange)     |     | LDR{cond} Rd, <a_mode2><br>LDR{cond} R Rd, <a_mode2P><br>LDR{cond} R15, <a_mode2>  | Rd := [address]<br>R15 := [address][31:1]<br>(§ 5T: Change to Thumb if [address][0] is 1)<br>Rd := ZeroExtend(byte from address)  | Rd must not be R15.<br>Rd must not be R15.   |
| Byte<br>User mode privilege<br>signed                          |     | LDR{cond} B Rd, <a_mode2><br>LDR{cond} BT Rd, <a_mode2P>   | Rd := SignExtend(byte from address)   | Rd must not be R15.<br>Rd must not be R15.   |
| Halfword<br>signed   |     | LDR{cond} H Rd, <a_mode3><br>LDR{cond} SH Rd, <a_mode3>  | Rd := ZeroExtend(halfword from address)<br>Rd := SignExtend(halfword from address)  | Rd must not be R15.<br>Rd must not be R15.   |
| Doubleword<br>Pop, or Block data load<br>return (and exchange) |     | LDR{cond} D Rd, <a_mode3><br>LDR{cond} <a_mode4L> Rn{!}, <reglist+PC><br>LDM{cond} <a_mode4L> Rn{!}, <reglist+PC>        | Rd := [address], R(d+1) := [address + 4]<br>Load list of registers from [Rn]<br>(§ 5T: Change to Thumb if [address][0] is 1)  | Rd must be even, and not R14.  |
| <b>Load multiple</b>   |     | LDR{cond} <a_mode4L> Rn{!}, <reglist+PC><br>LDR{cond} <a_mode4L> Rn, <reglist+PC><br>PLD <a_mode2><br>LDR{cond} Rd, [Rn] | Load registers, R15 := [address][31:1]<br>(§ 5T: Change to Thumb if [address][0] is 1)<br>Load list of registers from [Rn]<br>Load list of User mode registers from [Rn]<br>Memory may prepare to load from address<br>Rd := [Rn], tag address as exclusive access<br>Outstanding tag set if not shared address | Use from exception modes only.<br>Use from privileged modes only.<br>Cannot be conditional.<br>Rd, Rn must not be R15. |
| <b>Soft preload</b>  |     |  |   |  |
| <b>Load exclusive</b>  | 5E* | LDR{cond} <a_mode4L> Rn, <reglist+PC><br>LD <a_mode2><br>LDR{cond} Rd, [Rn]  |   |  |
| <b>Store</b>   |     |  |   |  |
| Word<br>User mode privilege                                    |     | STR{cond} Rd, <a_mode2><br>STR{cond} R Rd, <a_mode2P>  | [address] := Rd<br>[address] := Rd  |  |
| Byte<br>User mode privilege                                    |     | STR{cond} B Rd, <a_mode2><br>STR{cond} BT Rd, <a_mode2P>   | [address][7:0] := Rd[7:0]<br>[address][7:0] := Rd[7:0]  |  |
| Halfword   |     | STR{cond} H Rd, <a_mode3>  | [address][15:0] := Rd[15:0]   |  |
| Doubleword   | 5E* | STR{cond} D Rd, <a_mode3><br>STR{cond} <a_mode4S> Rn{!}, <reglist><br>STREX{cond} Rd, Rm, [Rn]                           | [address] := Rd, [address + 4] := Rd(d+1)<br>Store list of registers to [Rn]<br>Store list of User mode registers to [Rn]<br>[Rn] := Rn if allowed.<br>Rd := 0 if successful, else 1  | Rd must be even, and not R14.<br>Use from privileged modes only.   |
| <b>Store multiple</b>  |     |  |   |  |
| <b>Store exclusive</b>   | 6   | STR{cond} <a_mode4S> Rn{!}, <reglist><br>STREX{cond} Rd, Rm, [Rn]  | Store list of registers to [Rn]<br>Store list of User mode registers to [Rn]<br>[Rn] := Rn if allowed.<br>Rd := 0 if successful, else 1   | Use from privileged modes only.<br>Rd, Rm, Rn must not be R15.   |
| <b>Swap</b>  |     |  |   |  |
| Word   | 3   | SWP{cond} Rd, Rm, [Rn]   | temp := [Rn], [Rn] := Rm, Rd := temp  |  |
| Byte   | 3   | SWB{cond} B Rd, Rm, [Rn]   | temp := ZeroExtend([Rn][7:0]),<br>[Rn][7:0] := Rm[7:0], Rd := temp  |  |

## ARM Addressing Modes Quick Reference Card

CS2021-1

| Addressing Mode 2 - Word and Unsigned Byte Data Transfer |  |  |  |
|--|--|--|--|
| Pre-indexed  | Immediate offset<br>Zero offset<br>Register offset<br>Scaled register offset | [Rn], #+/-<immed_12> {1}<br>[Rn], +/-Rm {1}<br>[Rn], +/-Rm, LSL #<shift> {1}<br>[Rn], +/-Rm, LSR #<shift> {1}<br>[Rn], +/-Rm, ASR #<shift> {1}<br>[Rn], +/-Rm, ROR #<shift> {1}<br>[Rn], #+/-<immed_12><br>[Rn], +/-Rm<br>[Rn], +/-Rm, LSL #<shift><br>[Rn], +/-Rm, LSR #<shift><br>[Rn], +/-Rm, ASR #<shift><br>[Rn], +/-Rm, ROR #<shift> | Equivalent to [Rn,#0]<br><br>Allowed shifts 0-31<br>Allowed shifts 1-32<br>Allowed shifts 1-32<br>Allowed shifts 1-32<br>Allowed shifts 1-31<br><br>Allowed shifts 0-31<br>Allowed shifts 1-32<br>Allowed shifts 1-32<br>Allowed shifts 1-31 |
| Post-indexed   | Immediate offset<br>Register offset<br>Scaled register offset                | [Rn], #+/-<immed_12><br>[Rn], +/-Rm<br>[Rn], +/-Rm, LSL #<shift><br>[Rn], +/-Rm, LSR #<shift><br>[Rn], +/-Rm, ASR #<shift><br>[Rn], +/-Rm, ROR #<shift>  | Equivalent to [Rn,#0]<br><br>Allowed shifts 0-31<br>Allowed shifts 1-32<br>Allowed shifts 1-32<br>Allowed shifts 1-31  |

| Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer |   |   |                                       |
|---|---|---|---------------------------------------|
| Pre-indexed   | Immediate offset<br>Zero offset<br>Register<br>Immediate offset | [Rn], #+/-<immed_8> {1}<br>[Rn]<br>[Rn], +/-Rm {1}<br>[Rn], #+/-<immed_8> | Equivalent to [Rn,#0]<br><br><br><br> |
| Post-indexed  | Register<br>Immediate offset                                    | [Rn]<br>[Rn], +/-Rm   |                                       |

| Addressing Mode 4 - Multiple Data Transfer |                  |            |                  |
|--|------------------|------------|------------------|
| Block load                                 |                  | Stack pop  |                  |
| IA   | Increment After  | FD         | Full Descending  |
| IB   | Increment Before | ED         | Empty Descending |
| DA   | Decrement After  | FA         | Full Ascending   |
| DB   | Decrement Before | EA         | Empty Ascending  |
| Block store                                |                  | Stack push |                  |
| IA   | Increment After  | EA         | Empty Ascending  |
| IB   | Increment Before | FA         | Full Ascending   |
| DA   | Decrement After  | ED         | Empty Descending |
| DB   | Decrement Before | FD         | Full Descending  |

| Addressing Mode 5 - Coprocessor Data Transfer |                  |                             |                       |
|---|------------------|-----------------------------|-----------------------|
| Pre-indexed                                   | Immediate offset | [Rn], #+/-<immed_8*4> {1}   | Equivalent to [Rn,#0] |
| Post-indexed                                  | Immediate offset | [Rn], #+/-<immed_8*4>       |                       |
| Unindexed                                     | No offset        | [Rn], {8-bit copro. option} |                       |

| ARM architecture versions |  |
|---------------------------|--|
| <i>n</i>                  | ARM architecture version <i>n</i> and above.                                   |
| <i>nT, nJ</i>             | T or J variants of ARM architecture version <i>n</i> and above.                |
| <i>M</i>                  | ARM architecture version 3M, and 4 and above, except xM variants.              |
| <i>nE</i>                 | All E variants of ARM architecture version <i>n</i> and above.                 |
| <i>nE*</i>                | E variants of ARM architecture version <i>n</i> and above, except xP variants. |
| <i>XS</i>                 | XScale coprocessor instruction   |

| Flexible Operand 2               |                  |
|----------------------------------|------------------|
| Immediate value                  | #<immed_8>       |
| Logical shift left immediate     | Rm, LSL #<shift> |
| Logical shift right immediate    | Rm, LSR #<shift> |
| Arithmetic shift right immediate | Rm, ASR #<shift> |
| Rotate right immediate           | Rm, ROR #<shift> |
| Register                         | Rm               |
| Rotate right extended            | Rm, RRRX         |
| Logical shift left register      | Rm, LSL Rs       |
| Logical shift right register     | Rm, LSR Rs       |
| Arithmetic shift right register  | Rm, ASR Rs       |
| Rotate right register            | Rm, ROR Rs       |

| PSR fields (use at least one suffix) |  |
|--------------------------------------|--|
| Suffix                               | Meaning                                |
| <i>c</i>                             | Control field mask byte<br>PSR[7:0]    |
| <i>ε</i>                             | Flags field mask byte<br>PSR[31:24]    |
| <i>s</i>                             | Status field mask byte<br>PSR[23:16]   |
| <i>x</i>                             | Extension field mask byte<br>PSR[15:8] |

| Condition Field |                                     |
|-----------------|-------------------------------------|
| Mnemonic        | Description (VFP)                   |
| EQ              | Equal                               |
| NE              | Not equal                           |
| CS / HS         | Carry Set / Unsigned higher or same |
| CC / LO         | Carry Clear / Unsigned lower        |
| MI              | Negative                            |
| PL              | Positive or zero                    |
| VS              | Overflow                            |
| VC              | No overflow                         |
| HI              | Unsigned higher                     |
| LS              | Unsigned lower or same              |
| GE              | Signed greater than or equal        |
| LT              | Signed less than                    |
| GT              | Signed greater than                 |
| LE              | Signed less than or equal           |
| AL              | Always (normally omitted)           |

| Processor Modes |                    |
|-----------------|--------------------|
| 16              | User               |
| 17              | FIQ Fast Interrupt |
| 18              | IRQ Interrupt      |
| 19              | Supervisor         |
| 23              | Abort              |
| 27              | Undefined          |
| 31              | System             |

| Prefixes for Parallel Instructions |  |
|------------------------------------|--|
| <i>S</i>                           | Signed arithmetic modulo 2 <sup>8</sup> or 2 <sup>16</sup> , sets CPSR GE bits   |
| <i>Q</i>                           | Signed saturating arithmetic   |
| <i>SH</i>                          | Signed arithmetic, halving results   |
| <i>U</i>                           | Unsigned arithmetic modulo 2 <sup>8</sup> or 2 <sup>16</sup> , sets CPSR GE bits |
| <i>UQ</i>                          | Unsigned saturating arithmetic   |
| <i>UH</i>                          | Unsigned arithmetic, halving results   |

## ARM Addressing Modes Quick Reference Card

CS2021-1

| Coprocessor operations                | \$  | Assembler                                       | Action                | Notes                  |
|---------------------------------------|-----|---|-----------------------|------------------------|
| Data operations                       | 2   | CDP{cond} <copr>, <op1>, CRd, CRn, CRm{, <op2>} | Coprocessor dependent |                        |
| Alternative data operations           | 5   | CDP2 <copr>, <op1>, CRd, CRn, CRm{, <op2>}      | Coprocessor dependent | Cannot be conditional. |
| Move to ARM register from coprocessor | 2   | MRC{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}  | Coprocessor dependent | Cannot be conditional. |
| Alternative move                      | 5   | MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}       | Coprocessor dependent | Cannot be conditional. |
| Two ARM register move                 | 5E* | MRC{cond} <copr>, <op1>, Rd, Rn, CRm            | Coprocessor dependent | Cannot be conditional. |
| Alternative two ARM register move     | 6   | MRC2 <copr>, <op1>, Rd, Rn, CRm                 | Coprocessor dependent | Cannot be conditional. |
| Move to coproc from ARM reg           | 2   | MCR{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}  | Coprocessor dependent | Cannot be conditional. |
| Alternative move                      | 5   | MCR2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}       | Coprocessor dependent | Cannot be conditional. |
| Two ARM register move                 | 5E* | MCR{cond} <copr>, <op1>, Rd, Rn, CRm            | Coprocessor dependent | Cannot be conditional. |
| Alternative two ARM register move     | 6   | MCR2 <copr>, <op1>, Rd, Rn, CRm                 | Coprocessor dependent | Cannot be conditional. |
| Load                                  | 2   | LDC{cond} <copr>, CRd, <a_mode5>                | Coprocessor dependent | Cannot be conditional. |
| Alternative loads                     | 5   | LDC2 <copr>, CRd, <a_mode5>                     | Coprocessor dependent | Cannot be conditional. |
| Store                                 | 2   | STC{cond} <copr>, CRd, <a_mode5>                | Coprocessor dependent | Cannot be conditional. |
| Alternative stores                    | 5   | STC2 <copr>, CRd, <a_mode5>                     | Coprocessor dependent | Cannot be conditional. |

## Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

## Document Number

ARM QRC 0001H

## Change Log

| Issue | Date      | By  | Change          |
|-------|-----------|-----|-----------------|
| A     | June 1995 | BIH | First Release   |
| B     | Sept 1996 | BIH | Second Release  |
| C     | Nov 1998  | BIH | Third Release   |
| D     | Oct 1999  | CKS | Fourth Release  |
| E     | Oct 2000  | CKS | Fifth Release   |
| F     | Sept 2001 | CKS | Sixth Release   |
| G     | Jan 2003  | CKS | Seventh Release |
| H     | Oct 2003  | CKS | Eighth Release  |