# UNIVERSITY OF DUBLIN TRINITY COLLEGE

### Faculty of Engineering, Mathematics and Science

#### School of Computer Science & Statistics

BA (Mod.) Computer Science Senior Freshman Examination Trinity Term 2011

Microprocessor Systems

Wednesday 4 May 2011

Goldsmith Hall

14:00-16:00

Dr Mike Brady

#### Instructions to Candidates:

Attempt **two** questions. All questions carry equal marks. Each question is scored out of a total of 20 marks.

You may not start this examination until you are instructed to do so by the Invigilator.

#### Materials permitted for this examination:

An ASCII code table (one page) and an ARM Instruction Set Summary (two pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

- 1. (a) What is an Instruction Set Architecture (ISA)? What is the relationship between an ISA and a processor's Instruction Set? [4 marks]
  - (b) Describe the conventional four-stage pipeline. What problems or difficulties occur with pipelining? [4 marks]
  - (c) What is meant by superscalar architecture? How does it relate to the sequential execution semantics of a conventional ISA? What obstacles are there to using superscalar architectures? [4 marks]
  - (c) List the components and properties of the *memory hierarchy*, and hence explain why a memory hierarchy seems to be necessary in the first place. Describe the function and operation of cache memories. In your answer, discuss the different types of cache organization and replacement polices, and list their advantages and disadvantages.

- (a) In the context of the ARM processor, what is an exception? What happens
   when an exception occurs? [2 marks]
  - (b) What modes of operation does the ARM provide? What are they for? What are the particular features of the FIQ mode? [4 marks]
  - (c) Returning from an exception is a little bit tricky on the ARM. What are the difficulties, and how are they dealt with? [4 marks]
  - (d) Write a complete ARM IRQ handler to handle an interrupt that occurs exactly every 16.12356 milliseconds (10<sup>-3</sup> seconds). The task of the interrupt handler is to update an elapsed time counter, organized as three bytes: Hours, Minutes and Seconds, though you can use extra storage if needed. Note that the interrupt handler should not introduce imprecision by making any approximations.
    [10 marks]

- (a) Outline the steps needed to develop and test an assembly language program on the experimental ARM boards. [4 marks]
  - (b) Describe how to implement a hardware and interrupt-driven software system to display a hexadecimal digit on the seven segment display installed on the breadboard of the ARM experimental board. Let the interrupt be a timer interrupt, occurring at 2 millisecond intervals. Draw a diagram of the setup, detailing the components needed, how they are connected and what their function is. Explain how the program is meant to work, and write the code necessary to initialise and run the system [16 marks]



### **ASCII Code**

	Column Number							
	000	001	010	011	100	101	110	111
Row Number								
0000	NUL	DLE	<b>♦</b>	0	<u>@</u>	P	`	p
0001	SOH	DC1	!	1	A	Q	a	q
0010	STX	DC2	11	2	В	R	b	r
0011	ETX	DC3	#	3	C	S	c	S
0100	EOT	DC4	\$	4	D :	T	d	t
0101	ENQ	NAK	%	5	E	U	e	u
0110	ACK	SYN	&	6	F	V	$\mathbf{f}$	V
0111	BELL	ETB	1	7	G -	W	g	W
1000	BS	CAN	(	8	Н	X	h	X
1001	HT	EM	)	9	I	Y	i	У
1010	LF	SUB	*	•	J	Z	j	Z
1-0-1-1	VT	ESC	+ ,	;	K	[	k	{
1100	FF	FS	,	<	L	\	1	
1101	CR	GS	-	=	M	]	m	}
1110	SO	RS	•	>	N	/\	n	~
1111	SI	US	/	?	O		0	DEL

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary). The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column 110, Row 1110. Hence its ASCII code is 1101110.

The **Control Code** mnemonics are given in italics above; e.g. CR for Carriage Return, LF for Line Feed, BELL for the Bell, DEL for Delete.

The Space is ASCII 0100000, and is shown as ⋄ here.

# **ARM7TDMI** Instruction Set Summary

Operation	Description	Assembler
Move	Move	MOV{cond}{S} Rd, <oprnd2></oprnd2>
	Move NOT	MVN{cond}{S} Rd, <0prnd2>
	Move SPSR to register	MRS{cond} Rd, SPSR
BECKELLED 1841 SARRY TO THE PROPERTY.	Move CPSR to register	MRS{cond} Rd, CPSR
	Move register to SPSR	MSR{cond} SPSR{field}, Rm
	Move register to CPSR	MSR{cond} CPSR{field}, Rm
Maria Maria Maria	Move immediate to SPSR flags	MSR{cond} SPSR_f, #32bit_Imm
	Move immediate to CPSR flags	MSR{cond} CPSR_f, #32bit_Imm
rithmetic	Add	ADD{cond}{S} Rd, Rn, <oprnd2></oprnd2>
	Add with carry	ADC{cond}{S} Rd, Rn, <oprnd2></oprnd2>
A STORY TO SERVE	Subtract	SUB{cond}{S} Rd, Rn, <oprnd2></oprnd2>
1 m	Subtract with carry	SBC{cond}{S} Rd, Rn, <0prnd2>
	Subtract reverse subtract	RSB{cond}{S} Rd, Rn, <0prnd2>
	Subtract reverse subtract with carry	RSC{cond}{S} Rd, Rn, <oprnd2></oprnd2>
	Multiply	MUL{cond}{S} Rd, Rm, Rs
An area	3	
	Multiply accumulate	MLA(cond){S} Rd, Rm, Rs, Rn
	Multiply unsigned long	UMULL{cond}{S} RdLo, RdHi, Rm, Rs
	Multiply unsigned accumulate long	UMLAL{cond}{S} RdLo, RdHi, Rm, Rs
	Multiply signed long	SMULL{cond}{S} RdLo, RdHi, Rm, Rs
	Multiply signed accumulate long	SMLAL{cond}{S} RdLo, RdHi, Rm, Rs
	Compare	CMP{cond} Rd, <oprnd2></oprnd2>
<u> </u>	Compare negative	CMN{cond} Rd, <oprnd2></oprnd2>
ogical	Test	TST{cond} Rn, <0prnd2>
	Test equivalence	TEQ{cond} Rn, <0prnd2>
August 1990	AND	AND{cond}{S} Rd, Rn, <oprnd2></oprnd2>
	EOR	EOR{cond}{S} Rd, Rn, <0prnd2>
and the second second	ORR	ORR{cond}{S} Rd, Rn, <oprnd2></oprnd2>
	Bit clear	BIC{cond}{S} Rd, Rn, <oprnd2></oprnd2>
Branch	Branch	B{cond} label
1.0	Branch with link	BL{cond} label
100 <u>0</u>	Branch and exchange instruction set	BX{cond} Rn
oad	Word	LDR{cond} Rd, <a_mode2></a_mode2>
	Word with user-mode privilege	LDR{cond}T Rd, <a_mode2p></a_mode2p>
	Byte	LDR{cond}B Rd, <a_mode2></a_mode2>
440	Byte with user-mode privilege	LDR{cond}BT Rd, <a_mode2p></a_mode2p>
	Byte signed	LDR{cond}SB Rd, <a_mode3></a_mode3>
The state of the s	Halfword	LDR{cond}H Rd, <a_mode3></a_mode3>
	Halfword signed	LDR{cond}SH Rd, <a_mode3></a_mode3>
4 (4:1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-	<u> </u>	LDM{cond}IB Rd{!}, <reglist>{^}</reglist>
Multiple block data operations	· · · · · · · · · · · · · · · · · · ·	LDM{cond}IA Rd{!}, <reglist>{^}</reglist>
	Increment after	LDM(cond)IA Rd(:), <pegiist>{/}</pegiist>
	Decrement before	LDM(cond)DB Rd(!), <reglist>{^}</reglist>
	Decrement after	LDM{cond}DA Rd{!}, <reglist>{^}</reglist>
A LONG THE STATE OF	Stack operations	LDM{cond} <a_mode4l> Rd{!}, <reglist></reglist></a_mode4l>
Table 20 No. 10 No. 10 No. 1	Stack operations and restore CPSR	LDM{cond} <a_mode4l> Rd{!}, <reglist+pc>^</reglist+pc></a_mode4l>
1000	User registers	LDM{cond} <a_mode4l> Rd{!}, <reglist>^</reglist></a_mode4l>
Store	Word	STR{cond} Rd, <a_mode2></a_mode2>
Contract Contract	Word with User-mode privilege	STR{cond}T Rd, <a_mode2p></a_mode2p>
	Byte	STR{cond}B Rd, <a_mode2></a_mode2>
	Byte with User-mode privilege	STR{cond}BT Rd, <a_mode2p></a_mode2p>
	Halfword	STR{cond}H Rd, <a_mode3></a_mode3>
	Multiple	_
	Block data operations	-
	Increment before	STM{cond}IB Rd{!}, <reglist>{^}</reglist>
	Increment after	STM{cond}IA Rd{!}, <reglist>{^}</reglist>
400	Decrement before	STM{cond}DB Rd{!}, <reglist>{^}</reglist>
	Decrement after	STM{cond}DA Rd{!}, <reglist>{^}</reglist>
		STM{cond} <a_mode4s> Rd{!}, <reglist></reglist></a_mode4s>
	Stack operations	STM{cond} <a_mode4s> Rd{!}, <reg\( \)="" ist="">^</reg\(></a_mode4s>
2 (4 (4 (4 (4 (4 (4 (4 (4 (4 (4 (4 (4 (4	User registers	The state of the s
iwap	Word	SWP{cond} Rd, Rm, [Rn]
A log .	Byte	SWP{cond}B Rd, Rm, [Rn]
Coprocessors	Data operations	CDP{cond} p <cpnum>, <op1>, CRd, CRn, CRm, <op2></op2></op1></cpnum>
	Move to ARM register from coprocessor	MRC{cond} p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>
	Move to coprocessor from ARM register	MCR{cond} p <cpnum>, <op1>, Rd, CRn, CRm, <op2></op2></op1></cpnum>
A CONTRACTOR OF THE PROPERTY O	Load	LDC{cond} p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>
	Store	STC{cond} p <cpnum>, CRd, <a_mode5></a_mode5></cpnum>

## **ARM7TDMI** Instruction Set Summary

Addressing Mode 2, <a\_mode2>

Operation	Assembler
Immediate offset	[Rn, #+/-12bit_Offset]
Register offset	[Rn, +/-Rm]
Scaled register offset	[Rn, +/-Rm, LSL #5bit_shift_imm]
	<pre>[Rn, +/-Rm, LSR #5bit_shift_imm]</pre>
	[Rn, +/-Rm, ASR #5bit_shift_imm]
	[Rn, +/-Rm, ROR #5bit_shift_imm]
	[Rn, +/-Rm, RRX]
Pre-Indexed immediate offset	[Rn, #+/-12bit_Offset]!
Pre-indexed register offset	[Rn, +/-Rm]!
Pre-indexed scaled register offset	[Rn, +/-Rm, LSL #5bit_shift_imm]!
	[Rn, +/-Rm, LSR #5bit_shift_imm]!
	[Rn, +/-Rm, ASR #5bit_shift_imm]!
	[Rn, +/-Rm, ROR #5bit_shift_imm]!
**	[Rn, +/-Rm, RRX]!
Post-indexed immediate offset	[Rn], #+/-12bit_Offset
Post-indexed register offset	[Rn], +/-Rm
Post-indexed scaled register offset	[Rn], +/-Rm, LSL #5bit_shift_imm
	[Rn], +/-Rm, LSR #5bit_shift_imm
5.00	[Rn], +/-Rm, ASR #5bit_shift_imm
	[Rn], +/-Rm, ROR #5bit_shift_imm
Control of the contro	[Rn, +/-Rm, RRX]

Addressing Mode 2 (Privileged), <a\_mode2P>

Operation	Assembler
Immediate offset	[Rn, #+/-12bit_Offset]
Register offset	[Rn, +/-Rm]
Scaled register offset	<pre>[Rn, +/-Rm, LSL #5bit_shift_imm]</pre>
	[Rn, +/-Rm, LSR #5bit_shift_imm]
	[Rn, +/-Rm, ASR #5bit_shift_imm]
	[Rn, +/-Rm, ROR #5bit_shift_imm]
	[Rn, +/-Rm, RRX]
Post-indexed immediate offset	[Rn], #+/-12bit_Offset
Post-indexed register offset	[Rn], +/-Rm
Post-indexed scaled register offset	[Rn], +/-Rm, LSL #5bit_shift_imm
	[Rn], +/-Rm, LSR #5bit_shift_imm
	[Rn], +/-Rm, ASR #5bit_shift_imm
	[Rn], +/-Rm, ROR #5bit_shift_imm
	[Rn, +/-Rm, RRX]

Addressing Mode 3, <a\_mode3>

Operation	Assembler
Immediate offset	[Rn, #+/-8bit_Offset]
Pre-indexed	[Rn, #+/-8bit_Offset]!
Post-indexed	[Rn], #+/-8bit_Offset
Register	[Rn, +/-Rm]
Pre-indexed	[Rn, +/-Rm]!
Post-indexed	[Rn], +/-Rm

Addressing Mode 4 (Load), <a\_mode4L>

Addressing mode	Stack type
IA Increment after FD	Full descending
IB Increment before ED	Empty descending
DA Decrement after FA	Full ascending
DB Decrement before	Empty ascending

Addressing Mode 4 (Store), <a\_mode4S>

Addressing mode	Stack type
IA Increment after	EA Empty ascending
IB Increment before	FA Full ascending
DA Decrement after	ED Empty descending
DB Decrement before	FD Full descending

Addressing Mode 5 (coprocessor data transfer), <a\_mode5>

Operation	Assembler
Immediate offset	[Rn, #+/-(8bit_Offset*4)]
Pre-indexed	[Rn, #+/~(8bit_Offset*4)]!
Post-indexed	[Rn], #+/-(8bit_Offset*4)

Operand 2, <Oprnd2>

oporana –, ·	- burnam
Operation	Assembler
Immediate value	#32bit_Imm
Logical shift left	Rm, LSL #5bit_Imm
Logical shift right	Rm, LSR #5bit_Imm
Arithmetic shift right	Rm, ASR #5bit_Imm
Rotate right	Rm, ROR #5bit_Imm
Register	Rm
Logical shift left	Rm, LSL Rs
Logical shift right	Rm, LSR Rs
Arithmetic shift right	Rm, ASR Rs
Rotate right	Rm, ROR Rs
Rotate right extended	Rm, RRX

Fields, (field)

Suffix	Sets
_c	Control field mask bit (bit 3)
_f	Flags field mask bit (bit 0)
_s	Status field mask bit (bit 1)
×	Extension field mask bit (bit 2)

Condition fields, {cond}

Condition news, (cond)		
Suffix	Description	
EQ	Equal	
NE	Not equal	
ខ	Unsigned higher, or same	
C	Unsigned lower	
MI	Negative	
PL	Positive, or zero	
∜ VS	Overflow	
VC	No overflow	
HI	Unsigned higher	
LS	Unsigned lower, or same	
GE	Greater, or equal	
LT	Less than	
ਰ	Greater than	
LE	Less than, or equal	
AL	Always	