

TRINITY COLLEGE DUBLIN THE UNIVERSITY OF DUBLIN

Faculty of Engineering, Mathematics and Science

School of Computer Science & Statistics

**Integrated Computer Science Programme
Year 2 Annual Examinations**

Trinity Term 2015

Microprocessor Systems

Thursday 30 April 2015

Sports Centre

09:30 – 11:30

Dr Mike Brady

Instructions to Candidates:

Attempt **two** questions. All questions carry equal marks. Each question is scored out of a total of 20 marks.

You may not start this examination until you are instructed to do so by the Invigilator.

Materials permitted for this examination:

A two-page document, entitled "*Pthread Types and Function Prototypes*" accompanies this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

1. (a) Give an account of pipelining and how it can improve the performance of a processor. In your answer, explain how and why the full potential of pipelines is not always achievable. [10 marks]
- (b) Explain how a cache works. Give a worked example of how cache would speed up the execution of a program loop designed to calculate the average of 1,000 integers stored sequentially in memory, given 10 ns memory access time, cache with an idealised access time of 0 ns and a processor that can execute a complete instruction every 1 ns, provided the instruction and data are in cache. [10 marks]

2. (a) Compare and contrast polled and interrupt-driven I/O. In your answer, highlight the advantages and drawbacks of each approach. For example, given that polling is so simple, why is it not used all the time, and given that interrupt handling is so processor efficient, why is it not used all the time? [8 marks]
- (b) A system has four push-button switches S1, S2, S3 and S4 and four light-emitting diodes (LEDs) L1, L2, L3 and L4, much as you would have seen on the ARM boards. Write a fragment of ARM assembly language, complete with any equates and memory reservations needed, so that whenever a switch is pressed, the state of the corresponding LED should toggle, that is, it should change state — if it was lit it should go dim, and if it was dim it should be lit.

 Assume the switches are connected to location 0xE0040002 in bit positions 0, 1, 2 and 3 respectively such that the a bit is 1 if its switch is pressed and 0 otherwise, with no switch bounce.

 Assume that the LEDs are connected to location 0xE0040004 in bit positions 0, 1, 2 and 3 respectively. To light a LED, set its bit to 1; to make it dim, set its bit to 0. Assume the other four bits in that location are “don't cares” — i.e. it doesn't matter what values you set them to. Assume that 0xE0040004 is write-only, i.e. that you can't read back values from it, and explain why this assumption is important. [12 marks]

3. (a) What is the purpose of different modes of operation of a processor, such as the different modes that are provided on the ARM processor? What are the extra registers for? [4 marks]
- (b) What are desirable properties of an interrupt handler and why are they desirable? [4 marks]
- (c) Write an interrupt handler which is called every 1 ms and which provides a debounced version of a push button switch's input. When pressed or release, the switch's output may bounce between its initial value and its final value for up to 7 ms. The switch is connected to bit 0 of location 0xE0040006 and the debounced version of it should be maintained at bit 0 of a location in RAM labelled CLEANSWITCH. [12 marks]

ASCII Code

Row Number	Column Number							
	000	001	010	011	100	101	110	111
0000	<i>NUL</i>	<i>DLE</i>	◇	0	@	P	`	p
0001	<i>SOH</i>	<i>DC1</i>	!	1	A	Q	a	q
0010	<i>STX</i>	<i>DC2</i>	"	2	B	R	b	r
0011	<i>ETX</i>	<i>DC3</i>	#	3	C	S	c	s
0100	<i>EOT</i>	<i>DC4</i>	\$	4	D	T	d	t
0101	<i>ENQ</i>	<i>NAK</i>	%	5	E	U	e	u
0110	<i>ACK</i>	<i>SYN</i>	&	6	F	V	f	v
0111	<i>BELL</i>	<i>ETB</i>	'	7	G	W	g	w
1000	<i>BS</i>	<i>CAN</i>	(8	H	X	h	x
1001	<i>HT</i>	<i>EM</i>)	9	I	Y	i	y
1010	<i>LF</i>	<i>SUB</i>	*	:	J	Z	j	z
1011	<i>VT</i>	<i>ESC</i>	+	;	K	[k	{
1100	<i>FF</i>	<i>FS</i>	,	<	L	\	l	
1101	<i>CR</i>	<i>GS</i>	-	=	M]	m	}
1110	<i>SO</i>	<i>RS</i>	.	>	N	^	n	~
1111	<i>SI</i>	<i>US</i>	/	?	O	_	o	<i>DEL</i>

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).

The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column **110**, Row **1110**. Hence its ASCII code is **1101110**.

The **Control Code** mnemonics are given in italics above; e.g. *CR* for Carriage Return, *LF* for Line Feed, *BELL* for the Bell, *DEL* for Delete.

The Space is ASCII 0100000, and is shown as ◇ here.

ARM® Instruction Set Quick Reference Card

Key to Tables	
{cond}	Refer to Table Condition Field . Omit for unconditional execution.
<Operand2>	Refer to Table Flexible Operand 2 . Shift and rotate are only available as part of Operand2.
<fields>	Refer to Table PSR fields .
<PSR>	Either CPSR (Current Processor Status Register) or SPSR (Saved Processor Status Register)
{S}	Updates condition flags if S present.
C*, V*	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later. Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.
GE	Four Greater than or Equal flags. Always updated by parallel adds and subtracts.
x, y	B meaning half-register [15:0], or T meaning [31:16].
<immed_8rt>	A 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.
{X}	RdX is Rd rotated 16 bits if X present. Otherwise, RdX is Rs.
<prefix>	Refer to Table Prefixes for Parallel Instructions
<p_modes>	Refer to Table Processor Modes
R13m	R13 for the processor mode specified by <p_modes>

Endianness	
<a_mode2>	Can be BE (Big Endian) or LE (Little Endian).
<a_mode2P>	Refer to Table Addressing Mode 2 (Post-indexed only) .
<a_mode3>	Refer to Table Addressing Mode 3 .
<a_mode4L>	Refer to Table Addressing Mode 4 (Block load or Stack pop) .
<a_mode4S>	Refer to Table Addressing Mode 4 (Block store or Stack push) .
<a_mode5>	Refer to Table Addressing Mode 5 .
<reglist>	A comma-separated list of registers, enclosed in braces { and }.
<reglist-PC>	As <reglist>, must not include the PC.
<reglist+PC>	Updates base register after data transfer if I present.
{i}	As <reglist>, including the PC.
+/-	As <reglist>, must not include the PC.
\$	Updates base register after data transfer if I present.
<iflags>	+ or - (may be omitted).
{R}	Refer to Table ARM architecture versions .
	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).
	Rounds result to nearest if R present, otherwise truncates result.

Operation	Assembler	S updates	Action
Arithmetic			
Add with carry	ADD{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn + Operand2
saturation	ADDC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn + Operand2 + Carry
double saturating	SEQADD{cond} Rd, Rm, Rn		Rd := SAT(Rm + SAT(Rn * 2))
Subtract with carry	SUB{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn - Operand2
reverse subtract	SBC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Rn - Operand2 - NOT(Carry)
reverse subtract saturating	RSB{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Operand2 - Rn
double saturating	RSC{cond}{S} Rd, Rn, <Operand2>	N Z C V	Rd := Operand2 - Rn - NOT(Carry)
Multiply and accumulate	SEQSUB{cond} Rd, Rm, Rn		Rd := SAT(Rm - SAT(Rn * 2))
unsigned long	2 MULD{cond}{S} Rd, Rm, Rs	N Z C*	Rd := (Rm * Rs)[31:0]
unsigned accumulate long	2 MULA{cond}{S} Rd, Rm, Rs, Rn	N Z C*	Rd := (Rm * Rs) + Rn[31:0]
signed multiply long	M UMULL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C* V*	RdHi, RdLo := unsigned(RdHi, RdLo + Rm * Rs)
signed multiply long and accumulate long	6 UMIAL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C* V*	RdHi, RdLo := unsigned(RdHi, RdLo + Rm * Rs)
16 * 16 bit	M SMULL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C* V*	RdHi, RdLo := signed(Rm * Rs)
16 * 16 bit and accumulate	M SMIAL{cond}{S} RdLo, RdHi, Rm, Rs	N Z C* V*	RdHi, RdLo := signed(RdHi, RdLo + Rm * Rs)
32 * 16 bit	SE SMULXY{cond} Rd, Rm, Rs		Rd := (Rm * Rs)[47:16]
32 * 16 bit and accumulate	SE SMULMY{cond} Rd, Rm, Rs, Rn		Rd := (Rm * Rs) + Rn[47:16]
16 * 16 bit and accumulate	SE SMULAWY{cond} Rd, Rm, Rs, Rn		Rd := Rm[47:16] * Rs[16]
16 * 16 bit and accumulate	SE SMULAWY{cond} Rd, Rm, Rs, Rn		Rd := Rm[47:16] * Rs[16]
Deal signed multiply, add and accumulate	6 SMULAD{X}{cond} Rd, Rm, Rs, Rn		Rd := Rm[15:0] * Rs[15:0] + Rm[31:16] * Rs[31:16]
Deal signed multiply, subtract and accumulate	6 SMUSD{X}{cond} Rd, Rm, Rs, Rn		Rd := Rm[15:0] * Rs[15:0] - Rm[31:16] * Rs[31:16]
Signed most significant word multiply and accumulate	6 SMUSD{X}{cond} Rd, Rm, Rs, Rn		Rd := Rm[15:0] * Rs[15:0] - Rm[31:16] * Rs[31:16]
Multiply with internal 40-bit accumulate packed halfword	6 SMULAL{X}{cond} Rd, Rm, Rs, Rn		Rd := Rm[15:0] * Rs[15:0] + Rm[31:16] * Rs[31:16]
Count leading zeroes	5 CLZ{cond} Rd, Rm		Rd := number of leading zeroes in Rm

ARM Addressing Modes

Quick Reference Card

Operation	\$	Assembler	S updates	Q	GE	Action
Parallel arithmetic	6	<prefix>ADDL6{<cond>} Rd, Rn, Rm		GE		Rd[31:16] := Rn[31:16], Rd[15:0] := Rn[15:0] + Rn[15:0]
	6	<prefix>SUBB16{<cond>} Rd, Rn, Rm		GE		Rd[31:16] := Rn[31:16] - Rn[31:16], Rd[15:0] := Rn[15:0] - Rn[15:0]
	6	<prefix>ADDB8{<cond>} Rd, Rn, Rm		GE		Rd[31:24] := Rn[31:24] + Rn[31:24], Rd[23:16] := Rn[23:16] + Rn[23:16], Rd[15:8] := Rn[15:8] + Rn[15:8], Rd[7:0] := Rn[7:0] + Rn[7:0]
	6	<prefix>SUBB8{<cond>} Rd, Rn, Rm		GE		Rd[31:24] := Rn[31:24] - Rn[31:24], Rd[23:16] := Rn[23:16] - Rn[23:16], Rd[15:8] := Rn[15:8] - Rn[15:8], Rd[7:0] := Rn[7:0] - Rn[7:0]
	6	<prefix>ADDSUBX{<cond>} Rd, Rn, Rm		GE		Rd[31:16] := Rn[31:16] + Rn[15:0], Rd[15:0] := Rn[15:0] + Rn[31:16]
	6	<prefix>SUBADDX{<cond>} Rd, Rn, Rm		GE		Rd[31:16] := Rn[31:16] - Rn[15:0], Rd[15:0] := Rn[15:0] - Rn[31:16]
	6	USAD8{<cond>} Rd, Rn, Rs				Rd := Abs(Rn[31:24] - Rs[31:24] + Abs(Rn[23:16] - Rs[23:16]) + Abs(Rn[15:8] - Rs[15:8]) + Abs(Rn[7:0] - Rs[7:0])
	6	USAD8{<cond>} Rd, Rn, Rs, Rn				Rd := Rn + Abs(Rn[31:24] - Rs[31:24] + Abs(Rn[23:16] - Rs[23:16]) + Abs(Rn[15:8] - Rs[15:8]) + Abs(Rn[7:0] - Rs[7:0])
Move		Move				
		NOT				Rd := Operand2
		PSR to register	N Z C			Rd := PSR
		register to PSR	N Z C			PSR := Rn (selected bytes only)
		immediate to PSR				PSR := immmed_8r (selected bytes only)
		40-bit accumulator to register				RdLo := Ac[31:0], RdHi := Ac[39:32]
		register to 40-bit accumulator				Ac[31:0] := RdLo, Ac[39:32] := RdHi
		Copy				Rd := Operand2
Logical	6	Copy				Rd := Operand2
		Test equivalence	N Z C			Update CPSR flags on Rn AND Operand2
		AND	N Z C			Update CPSR flags on Rn EOR Operand2
		EOR	N Z C			Rd := Rn AND Operand2
		ORR	N Z C			Rd := Rn EOR Operand2
		Bit Clear	N Z C			Rd := Rn OR Operand2
		Compare	N Z C			Rd := Rn AND NOT Operand2
		negative	N Z C V			Update CPSR flags on Rn - Operand2
Saturate	6	Signed saturate word, right shift		Q		Update CPSR flags on Rn + Operand2
	6	left shift		Q		Rd := SignedSat((Rn LSL sh), sat), <sat> range 0-31, <sh> range 1-32.
	6	Signed saturate two halfwords		Q		Rd[31:16] := SignedSat(Rn[31:16], sat), <sat> range 0-31, <sh> range 0-31.
	6	Unsigned saturate word, right shift		Q		Rd[15:0] := SignedSat(Rn[15:0], sat), <sat> range 0-15.
	6	left shift		Q		Rd := UnsignedSat((Rn LSL sh), sat), <sat> range 0-31, <sh> range 1-32.
	6	USAT{<cond>} Rd, #<sat>, Rm{, ASR <sh>}		Q		Rd := UnsignedSat((Rn LSL sh), sat), <sat> range 0-31, <sh> range 0-31.
	6	USAT{<cond>} Rd, #<sat>, Rm{, LSL <sh>}		Q		Rd[31:16] := UnsignedSat(Rn[31:16], sat),
	6	USAT16{<cond>} Rd, #<sat>, Rm		Q		Rd[15:0] := UnsignedSat(Rn[15:0], sat), <sat> range 0-15.

ARM Instruction Set Quick Reference Card

CS2021-1

Operation	Assembler	\$	Action	Notes
Pack	Pack halfword bottom + top 6 PKHTB{cond} Rd, Rn, Rm{, LSL #<sh>}	6	Rd[15:0] := Rn[15:0], Rd[31:16] := (Rm LSL sh)[31:16], sh 0-31.	
Signed extend	Halfword top + bottom 6 PKHTB{cond} Rd, Rn, Rm{, ASR #<sh>}	6	Rd[31:16] := Rn[31:16], Rd[15:0] := (Rm ASR sh)[15:0], sh 1-32.	
Signed extend	Two bytes to word 6 SXTB{cond} Rd, Rn{, ROR #<sh>}	6	Rd[31:0] := SignExtend(Rm ROR (8 * sh))[15:0], sh 0-3.	
Unsigned extend	Two bytes to word 6 SXTB{cond} Rd, Rn{, ROR #<sh>}	6	Rd[31:0] := SignExtend(Rm ROR (8 * sh))[15:0], sh 0-3.	
Unsigned extend	Halfword to word 6 UXTB{cond} Rd, Rm{, ROR #<sh>}	6	Rd[31:0] := ZeroExtend(Rm ROR (8 * sh))[15:0], sh 0-3.	
Unsigned extend	Two bytes to halfwords 6 UXTB{cond} Rd, Rm{, ROR #<sh>}	6	Rd[31:16] := ZeroExtend(Rm ROR (8 * sh))[23:16], Rd[15:0] := ZeroExtend(Rm ROR (8 * sh))[7:0], sh 0-3.	
Signed extend with add	Halfword to word, add 6 SXTAB{cond} Rd, Rn, Rm{, ROR #<sh>}	6	Rd[31:0] := Rn[31:0] + SignExtend(Rm ROR (8 * sh))[15:0], sh 0-3.	
Signed extend with add	Two bytes to halfwords, add 6 SXTAB{cond} Rd, Rn, Rm{, ROR #<sh>}	6	Rd[31:16] := Rn[31:16] + SignExtend(Rm ROR (8 * sh))[23:16], Rd[15:0] := Rn[15:0] + SignExtend(Rm ROR (8 * sh))[7:0], sh 0-3.	
Unsigned extend with add	Byte to word, add 6 SXTAB{cond} Rd, Rn, Rm{, ROR #<sh>}	6	Rd[31:0] := Rn[31:0] + SignExtend(Rm ROR (8 * sh))[15:0], sh 0-3.	
Unsigned extend with add	Halfword to word, add 6 UXTAB{cond} Rd, Rn, Rm{, ROR #<sh>}	6	Rd[31:0] := Rn[31:0] + ZeroExtend(Rm ROR (8 * sh))[15:0], sh 0-3.	
Reverse bytes	Byte to word, add 6 UXTAB{cond} Rd, Rn, Rm{, ROR #<sh>}	6	Rd[31:0] := Rn[31:0] + ZeroExtend(Rm ROR (8 * sh))[15:0], sh 0-3.	
Reverse bytes	In word 6 REV{cond} Rd, Rm	6	Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]	
Reverse bytes	In both halfwords 6 REV16{cond} Rd, Rm	6	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	
Reverse bytes	In low halfword, sign extend 6 REVSH{cond} Rd, Rm	6	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * 0xFFFF	
Select	Select bytes 6 SEL{cond} Rd, Rn, Rm	6	Rd[7:0] := Rn[7:0] if GE[0] = 1, else Rd[7:0] := Rm[7:0] Bt[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3]	
Branch	Branch with link 47,5 BX{cond} Rm 5T BLX label	5T	R14 := address of next instruction, R15 := label R15 := Rm, Change to Thumb if Rm[0] is 1 R14 := address of next instruction, R15 := label, Change to Thumb	label must be within ±32Mb of current instruction. label must be within ±32Mb of current instruction.
Branch	Branch with link and exchange (1) 5 BLX{cond} Rm	5	R14 := address of next instruction, R15 := Rm[31:1] Change to Thumb if Rm[0] is 1	Cannot be conditional. label must be within ±32Mb of current instruction.
Processor state change	Change processor state 6 CPSID <flags> {, #<p_mode>} 6 CPSIE <flags> {, #<p_mode>} 6 CPS #<p_mode> 6 SETEND <endianness> 6 SRS<_mode4> #<p_mode>{i} 6 RFE<_mode4> Rn{i} 5 BKPT <immed_16> SWT {cond} <immed_24>	5I, 6	Disable specified interrupts, optional change mode. Enable specified interrupts, optional change mode. Sets endianness for loads and saves. <endianness> can be BE (Big Endian) or LE (Little Endian). [R13m] := R14, [R13m + 4] := CPSR PC := [Rn], CPSR := [Rn + 4] Prefetch about or enter debug state. Software interrupt processor exception.	Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional. Cannot be conditional. 24-bit value encoded in instruction.
Software Interrupt	Software interrupt 5 NOP	5	None	

ARM Addressing Modes Quick Reference Card

Operation	§	Assembler	Action	Notes
Load				
Word User mode privilege branch (§ 5T; and exchange)		LDR{cond} Rd, <a_mode2> LDR{cond} r Rd, <a_mode2P> LDR{cond} R15, <a_mode2>	Rd := [address] R15 := [address][3:1] (§ 5T: Change to Thumb if [address][0] is 1) Rd := ZeroExtend(byte from address)	Rd must not be R15. Rd must not be R15.
Byte User mode privilege signed	4	LDR{cond} B Rd, <a_mode2> LDR{cond} BR Rd, <a_mode2P>	Rd := SignExtend(byte from address)	Rd must not be R15.
Halfword signed	4	LDR{cond} H Rd, <a_mode3>	Rd := SignExtend(halfword from address)	Rd must not be R15.
Doubleword	4	LDR{cond} SH Rd, <a_mode3>	Rd := [address], Rd+1 := [address + 4]	Rd must not be R15.
Load multiple Pop, or Block data load return (and exchange)	SE*	LDR{cond} D Rd, <a_mode3> LDM{cond} <a_mode4L> Rn{!}, <reglist-PC> LDM{cond} <a_mode4L> Rn{!}, <reglist+PC>	Load list of registers from [Rn] Load registers, R15 := [address][3:1] (§ 5T: Change to Thumb if [address][0] is 1) Load registers, branch (§ 5T: and exchange), CPSR := SPSR Load list of User mode registers from [Rn] Memory may prepare to load from address Rd := [Rn], tag address as exclusive access Outstanding tag set if not shared address	Use from exception modes only. Use from privileged modes only. Cannot be conditional. Rd, Rn must not be R15.
Soft preload User mode registers Memory system hint Semaphore operation	SE*	LDM{cond} <a_mode4L> Rn, <reglist-PC> PLD <a_mode2> LDRX{cond} Rd, [Rn]		
Store				
Word User mode privilege		STR{cond} Rd, <a_mode2> STR{cond} r Rd, <a_mode2P>	[address] := Rd	
Byte User mode privilege		STR{cond} B Rd, <a_mode2> STR{cond} BR Rd, <a_mode2P>	[address][7:0] := Rd[7:0] [address][7:0] := Rd[7:0]	
Halfword	4	STR{cond} H Rd, <a_mode3>	[address][15:0] := Rd[15:0]	
Doubleword	SE*	STR{cond} D Rd, <a_mode3>	[address] := Rd, [address + 4] := R(d+1)	Rd must be even, and not R14.
Store multiple Push, or Block data store User mode registers	6	STM{cond} <a_mode4S> Rn{!}, <reglist> STM{cond} <a_mode4S> Rn{!}, <reglist> STRX{cond} Rd, Rn, [Rn]	Store list of registers to [Rn] Store list of User mode registers to [Rn] [Rn] := Rn if allowed, Rd := 0 if successful, else 1	Use from privileged modes only.
Store exclusive Semaphore operation	6	STRX{cond} Rd, Rn, [Rn]		Rd, Rn must not be R15.
Swap				
Word	3	SWP{cond} Rd, Rn, [Rn]	temp := [Rn], [Rn] := Rn, Rd := temp	
Byte	3	SWP{cond} B Rd, Rn, [Rn]	temp := ZeroExtend([Rn][7:0]), [Rn][7:0] := Rn[7:0], Rd := temp	

ARM Addressing Modes Quick Reference Card

CS2021-1

Addressing Mode 2 - Word and Unsigned Byte Data Transfer

Pre-indexed	Immediate offset	[Rn], #+/-<immed_12>{1}	Equivalent to [Rn,#0]
Post-indexed	Register offset	[Rn], +/-Rn {1}	
	Scaled register offset	[Rn], +/-Rm, LSL #<shift>{1}	Allowed shifts 0-31
		[Rn], +/-Rm, LSR #<shift>{1}	Allowed shifts 1-32
		[Rn], +/-Rm, ASR #<shift>{1}	Allowed shifts 1-32
Post-indexed	Immediate offset	[Rn], +/-Rm, ROR #<shift>{1}	Allowed shifts 1-31
	Register offset	[Rn], #+/-<immed_12>	
	Scaled register offset	[Rn], +/-Rm	
		[Rn], +/-Rm, LSL #<shift>	Allowed shifts 0-31
Post-indexed		[Rn], +/-Rm, LSR #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ASR #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ROR #<shift>	Allowed shifts 1-31
		[Rn], +/-Rm, RRR	

Addressing Mode 2 (Post-indexed only)

Post-indexed	Immediate offset	[Rn], #+/-<immed_12>	Equivalent to [Rn,#0]
Post-indexed	Zero offset	[Rn]	
	Register offset	[Rn], +/-Rm	
	Scaled register offset	[Rn], +/-Rm, LSL #<shift>	Allowed shifts 0-31
		[Rn], +/-Rm, LSR #<shift>	Allowed shifts 1-32
Post-indexed		[Rn], +/-Rm, ASR #<shift>	Allowed shifts 1-32
		[Rn], +/-Rm, ROR #<shift>	Allowed shifts 1-31
		[Rn], +/-Rm, RRR	
		[Rn], +/-Rm, RRR	

Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer

Pre-indexed	Immediate offset	[Rn], #+/-<immed_8>{1}	Equivalent to [Rn,#0]
Post-indexed	Zero offset	[Rn]	
	Register	[Rn], +/-Rn {1}	
	Immediate offset	[Rn], #+/-<immed_8>	
	Register	[Rn], +/-Rn	

Addressing Mode 4 - Multiple Data Transfer

Block load		Stack pop	
IA	Increment After	FD	Full Descending
IB	Increment Before	ED	Empty Descending
DA	Decrement After	FA	Full Ascending
DB	Decrement Before	EA	Empty Ascending
Block store		Stack push	
IA	Increment After	EA	Empty Ascending
IB	Increment Before	FA	Full Ascending
DA	Decrement After	ED	Empty Descending
DB	Decrement Before	FD	Full Descending

Addressing Mode 5 - Coprocessor Data Transfer

Pre-indexed	Immediate offset	[Rn], #+/-<immed_8*4>{1}	Equivalent to [Rn,#0]
Post-indexed	Zero offset	[Rn]	
Post-indexed	Immediate offset	[Rn], #+/-<immed_8*4>	
Unindexed	No offset	[Rn], {8-bit copro. option}	

ARM architecture versions

n	ARM architecture version n and above.
nT, nJ	T or J variants of ARM architecture version n and above.
M	ARM architecture version 3M, and 4 and above, except xM variants.
nE	All E variants of ARM architecture version n and above.
nE*	E variants of ARM architecture version n and above, except xP variants.
XS	XScale coprocessor instruction

Flexible Operand 2

Immediate value	#<immed_8>	Allowed shifts 0-31
Logical shift left immediate	Rm, LSL #<shift>	Allowed shifts 1-32
Logical shift right immediate	Rm, LSR #<shift>	Allowed shifts 1-32
Arithmetic shift right immediate	Rm, ASR #<shift>	Allowed shifts 1-32
Rotate right immediate	Rm, ROR #<shift>	Allowed shifts 1-31
Register	Rm	
Rotate right extended	Rm, RRR	
Logical shift left register	Rm, LSL Rs	
Logical shift right register	Rm, LSR Rs	
Arithmetic shift right register	Rm, ASR Rs	
Rotate right register	Rm, ROR Rs	

PSR fields (use at least one suffix)

Suffix	Meaning	PSR field
c	Control field mask byte	PSR[7:0]
f	Flags field mask byte	PSR[31:24]
s	Status field mask byte	PSR[23:16]
x	Extension field mask byte	PSR[15:8]

Condition Field

Mnemonic	Description	Description (VFP)
EQ	Equal	Equal
NE	Not equal	Not equal, or unordered
CS / HS	Carry Set / Unsigned higher or same	Greater than or equal, or unordered
CC / LO	Carry Clear / Unsigned lower	Less than
MI	Negative	Less than
PL	Positive or zero	Greater than or equal, or unordered
VS	Overflow	Unordered (at least one NaN operand)
VC	No overflow	Not unordered
HI	Unsigned higher	Greater than, or unordered
LS	Unsigned lower or same	Less than or equal
GE	Signed greater than or equal	Greater than or equal
LE	Signed less than	Less than, or unordered
GT	Signed greater than	Greater than
LT	Signed less than or equal	Less than or equal, or unordered
AL	Always (normally omitted)	Always (normally omitted)

Processor Modes

Processor Modes	Prefixes for Parallel Instructions
16	User
17	FIQ Fast Interrupt
18	IRQ Interrupt
19	Supervisor
23	Abort
27	Undefined
31	System

ARM Addressing Modes Quick Reference Card

Coprocessor operations	\$	Assembler	Action	Notes
Data operations	2	CDP{cond} <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative data operations	5	MRC2 <copr>, <op1>, CRd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2	MRC{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative move	5	MRC2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MRRCC{cond} <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	
Alternative two ARM register move	6	MRRC2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	2	MCR{cond} <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	
Alternative move	5	MCR2 <copr>, <op1>, Rd, CRn, CRm{, <op2>}	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E*	MCRRC{cond} <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	
Alternative two ARM register move	6	MCRRC2 <copr>, <op1>, Rd, Rn, CRm	Coprocessor dependent	Cannot be conditional.
Load	2	LDC{cond} <copr>, CRd, <a_mode5>	Coprocessor dependent	
Alternative loads	5	LDC2 <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.
Store	2	STC{cond} <copr>, CRd, <a_mode5>	Coprocessor dependent	
Alternative stores	3	STC2 <copr>, CRd, <a_mode5>	Coprocessor dependent	Cannot be conditional.

Proprietary Notice

Words and logos marked with ® or ™ are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001H

Change Log

Issue	Date	By	Change
A	June 1995	BJH	First Release
B	Sept 1996	BJH	Second Release
C	Nov 1998	BJH	Third Release
D	Oct 1999	CKS	Fourth Release
E	Oct 2000	CKS	Fifth Release
F	Sept 2001	CKS	Sixth Release
G	Jan 2003	CKS	Seventh Release
H	Oct 2003	CKS	Eighth Release