

Faculty of Engineering, Mathematics and Science School of Computer Science & Statistics

Computer Science Year 2 Examination Trinity Term 2016

Microprocessor Systems

13 May 2016

RDS Main Hall

14:00 - 16:00

Dr Mike Brady

Instructions to Candidates:

You may not start this examination until you are instructed to do so by the Invigilator.

Attempt two questions.

All questions carry equal marks. Each question is marked out of a total of 20 marks.

Materials permitted for this examination:

An ASCII code table (one page) and an ARM Instruction Set Summary (six pages) accompany this examination paper.

Non-programmable calculators are permitted for this examination — please indicate the make and model of your calculator on each answer book used.

- (a) Write a fragment of ARM assembly code to form the sum of 1,000 integers stored from location ARRAY upwards and to store the result at location SUM. How would you deal with arithmetic overflow? [8 marks]
 - (b) Give an account of what a *cache* is and how caches are organised and managed. [6 marks]
 - (c) Assuming a three-stage pipeline (fetch-decode-execute), a 1 nanosecond processor clock, 10 nanosecond main memory and a cache that can be accessed by the processor instantly, estimate the amount of time it would take to execute the main loop of your code fragment above. Give an account of any problems estimating the time.

 [6 marks]

- 2. (a) List the different modes available in the ARM processor. What are they for, and how does the ARM processor move between them? Write a fragment of code to put the processor into the user mode. [6 marks]
 - (b) Write an interrupt handler that is called by a quartz crystal-controller clock interrupt every 0.1641417 milliseconds to maintain a seconds counter in location SECONDS. Your code must introduce no extra inaccuracies to the time by making any approximations. [14 marks]

- 3. (a) Explain exactly what the *context* of a program is. How does an interrupt handler (or other exception handler) preserve the context of programs when it interrupts a program? [4 marks]
 - (b) Write a fragment of an interrupt handler to save the entire register and CSPR context of a user mode program it has interrupted on the program's own stack. [16 marks]

ASCII Code

		n Numb		011	100	101	110	111
Row Number	000	001	010	011	100	101	110	111
0000	NUL	DLE	◊	0	@	P	`	p
0001	SOH	DCI	!	1	Α	Q	a	q
0010	STX	DC2	**	2	В	R	b	r
0011	ETX	DC3	#	3	C	S	c	s
0100	EOT	DC4	\$	4	D	T	d	t
0101	ENQ	NAK	%	5	E	U	e	u
0110	ACK	SYN	&	6	F	V	\mathbf{f}	v
0111	BELL	ETB	•	7	G	W	g	W
1000	BS	CAN	(8	H	X	h	X
1001	HT	EM)	9	I	Y	i	у
1010	LF	SUB	*	:	J	Z	j	Z
1011	VT	ESC	+	;	K	[k	{
1100	FF	FS	,	<	L	\	1	
1101	CR	GS	_	=	M]	m	}
1110	SO	RS	•	>	N	٨	n	~
1111	SI	US	/	?	O	_	0	DEL

The ASCII code of a character is found by combining its Column Number (given in 3-bit binary) with its Row Number (given in 4-bit binary).

The Column Number forms bits 6, 5 and 4 of the ASCII, and the Row Number forms bits 3, 2, 1 and 0 of the ASCII.

Example of use: to get ASCII code for letter "n", locate it in Column 110, Row 1110. Hence its ASCII code is 1101110.

The **Control Code** mnemonics are given in italics above; e.g. CR for Carriage Return, LF for Line Feed, BELL for the Bell, DEL for Delete.

The Space is ASCII 0100000, and is shown as ◊ here.

Key to Tables			_	{endianness}	ss } Can be BE (Big Endian) or LE (Little Endian).
{cond}	Refer to Table Condition Field. Omit for unconditional execution	Omit for unconditional execution.		<a_mode2></a_mode2>	Refer to Table Addressing Mode 2.
<operand2></operand2>	Refer to Table Flexible Operand	Refer to Table Flexible Operand 2. Shift and rotate are only available as part of Operand?	and2.	<a_mode2p></a_mode2p>	Refer to Table
<fields></fields>	Refer to Table PSH fields.		,	<a_mode3></a_mode3>	Refer to Table
{S}	Updates condition flags if S present.	Eitler CFSR (Current Frocessor Status Register) of SFSR (Saved Frocessor Status Register) Updates condition flags if S present.	ster)	<a_mode4s></a_mode4s>	Refer to Table Addressing Mode 4 (Block store or Stack push).
C*, V*	Flag is unpredictable in Architectu	Flag is unpredictable in Architecture v4 and earlier, unchanged in Architecture v5 and later.	iter.	<a_mode5></a_mode5>	Refer to Table
Ø	Sticky flag. Always updates on ov	Sticky flag. Always updates on overflow (no S option). Read and reset using MRS and MSR.	MSR.	<reglist></reglist>	A comma-separated list of registers, enclosed in braces { and }.
GE	Four Greater than or Equal flags. 1	Four Greater than or Equal flags. Always updated by parallel adds and subtracts.		<reglist-pc></reglist-pc>	-
x,y	B meaning half-register [15:0], or T meaning [31:16].	T meaning [31:16].		<reglist+pc></reglist+pc>	
<1mmed_8r>	A 32-bit constant, formed by right-rotating an 8-bit value by	. 32-bit constant, formed by right-rotating an 8-bit value by an even number of bits.		+/-	t or = (+ may be omitted)
<pre><prefix></prefix></pre>	Refer to Table Prefixes for Parallel instructions	allel instructions		son j	
<p_mode></p_mode>	Refer to Table Processor Modes	is		<iflags></iflags>	
R13m	R13 for the processor mode specified by <p_made></p_made>	ied by <p_mode></p_mode>		{R}	Rounds result to nearest if R present, otherwise truncates result.
Operation		§ Assembler	du S	S updates Q	Action
Arithmetic Add		ADD{cond}(S) Rd, Rn, <operand2></operand2>		С	Rd := Rn + Operand2
w	with carry		z	ZCV	Rd := Rn + Operand2 + Carry
. 53				0.0	Rd := SAT(Rm + Rn)
Subtract	ic samanig	SUB{cond}{S} Rd, Rn, <operand2></operand2>		ი <	Rd := Rn = Operand2
w	with carry	SBC(cond)(S) Rd, Rn, <operand2></operand2>	z	z c v	Rd := Rn - Operand2 - NOT(Carry)
re	reverse subtract			G	
	reverse subtract with carry	RSC(cond){S} Rd, Rn, <operand2></operand2>		0 4	Rd := Operand2 - Rn - NOT(Carry) Rd := SAT(Rm - Rn)
dc	urating			0	Rd := SAT(Rm - SAT(Rn * 2))
Multiply	ply	MUL(cond)(S) Rd, Rm,	z	Z C*	Rd := (Rm * Rs)[31:0]
E E	6	MLA(cond)(S) Rd, Rm, Rs, Rn		ţ	Rd := ((Rm * Rs) + Rn)[31:0]
= =	unsigned accumulate long	M UMLAL {cond} {S} RdLo, RdHi, Rm, Rs	Z 2	Z C* V*	RdHi,RdLo := unsigned(RdHi,RdLo + Rm * Rs)
<u> </u>	ate long				RdHi,RdLo := unsigned(RdHi + RdLo + Rm * Rs)
Signe		SMULL{cond}{S} RdLo, RdHi, Rm,	Z		RdHi,RdLo := signed(Rm * Rs)
	and accumulate long	M SMLAL(Cond) Rd. Rm. Rs SE SMITTAY(Cond) Rd. Rm. Rs		۷ (* ۷۰	Rdf := Rm[x] * Rs[v]
33		SMULWy{cond} Rd, Rm,			Rd := (Rm * Rs[y])[47:16]
		SE SMLAXY (cond) Rd, Rm, Rs, Rn		٥	Rd := Rn + Rm[x] * Rs[y]
		SMLAWy{cond} Rd, Rm, Rs, Rn		0	Rd := Rn + (Rm * Rs[y])[47:16]
Dual	To to be and accumulate long	6 SMIJAD(X) (cond) Rd. Rm. Rs		o	Rdf := Rm[15:0] * RsX[15:0] + Rm[3]:16] * RsX[3]:16]
22	and accumulate			D.	Rd := Rn + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
- 12	and accumulate long		to	D	RdHi, RdLo := RdHi, RdLo + Rm[15:0] * RsX[15:0] + Rm[31:16] * RsX[31:16]
Dual	Dual signed multiply, subtract	SMUSD{X}{cond} Rd, Rm,		00	Rd := Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]
. 22	and accumulate	SMLSD{X}{cond} Rd, Rm, Rs, Rn	·		Rd := Rn + Rm[15:0] * RsX[15:0] - Rm[31:16] * RsX[31:16]
Nieme B	Signed most significant word multiply	6 SMMILT B (CORD) BG Bm Be	ŭ		Rd - (Pm * Pe)[63:39]
25	and accumulate	SMMLA(R) [cond] Rd, Rm,			Rd := Rn + (Rm * Rs)[63:32]
24	and subtract	SMMLS{R}{cond} Rd, Rm, Rs,			Rd := Rn - (Rm * Rs)[63:32]
Multi	Multiply with internal 40-bit accumulate	MIA{cond} Ac, Rm,			Ac := Ac + Rm * Rs
- P.	alfword	MIAPH(cond) Ac, Rm,			Ac := Ac + Rm[15:0] * Rs[15:0] + Rm[31:16] * Rs[31:16]
		XS MIAxy (cond) Ac, Rm, Rs			Ac := Ac + km[x] * Rs[y]
, com	Course senses & coroses	a case (cover) were will	ŀ	_	TAN Hothlory of Journal & Colons III Sant

	{endianness}	Can be BE (Big Endian) or LE (Little Endian).
	<a_mode2></a_mode2>	Refer to Table Addressing Mode 2.
ınd2.	<a_mode2p></a_mode2p>	Refer to Table Addressing Mode 2 (Post-indexed only).
	<a_mode3></a_mode3>	Refer to Table Addressing Mode 3.
Ë	<a_mode4l></a_mode4l>	Refer to Table Addressing Mode 4 (Black load or Stack pop).
	<a_mode4s></a_mode4s>	Refer to Table Addressing Mode 4 (Block store or Stack push).
ij.	<a_mode5></a_mode5>	Refer to Table Addressing Mode 5.
ISR.	<reglist></reglist>	A comma-separated list of registers, enclosed in braces { and }.
	<reglist-pc></reglist-pc>	As <reglist>, must not include the PC.</reglist>
	<reglist+pc></reglist+pc>	As <reglist>, including the PC.</reglist>
	{ i }	Updates base register after data transfer if ! present.
	+/-	+ or (+ may be omitted.)
	అం	Refer to Table ARM architecture versions.
	<iflags></iflags>	Interrupt flags. One or more of a, i, f (abort, interrupt, fast interrupt).
	{R}	Rounds result to nearest if R present, otherwise truncates result.

Operation		S	Assembler	S updates Q GE Action	읾	Ĭ	Action
Parattel arithmetic	Halfword-wise addition Halfword-wise subtraction	6	<pre><prefix>ADD16{cond} Rd, Rn, Rm <pre><prefix>SUB16{cond} Rd, Rn, Rm</prefix></pre></prefix></pre>		0.0	8 E	GE Rd[31:16] := Kn[31:16] + Km[31:16], Rd[15:0] := Kn[15:0] + Km[15:0] GE Rd[31:16] := Rn[31:16] - Rm[31:16], Rd[15:0] := Rn[15:0] - Rm[15:0]
	Byte-wise addition	6	<pre><prefix>ADD8{cond} Rd, Rn, Rm</prefix></pre>			E E	$ \begin{array}{l} Rd[31:24] := Rn[31:24] + Rm[31:24], Rd[23:16] := Rn[23:16] + Rm[23:16], \\ Rd[15:8] := Rn[15:8] + Rm[15:8], Rd[7:0] := Rn[7:0] + Rm[7:0] \\ \end{array} $
	Byte-wise subtraction	6	<pre><prefix>SUB8{cond} Rd, Rn, Rm</prefix></pre>			GE E	Rd[31:24] := Rn[31:24] - Rm[31:24], Rd[23:16] := Rn[23:16] - Rm[23:16], Rd[15:8] := Rn[15:8] - Rm[15:8], Rd[7:0] := Rn[7:0] - Rm[7:0]
	Halfword-wise exchange, add, subtract	6	<pre><prefix>ADDSUBX{cond} Rd, Rn, Rm</prefix></pre>		_	Œ	GE Rd[31:16] := Rn[31:16] + Rm[15:0], Rd[15:0] := Rn[15:0] - Rm[31:16]
	Halfword-wise exchange, subtract, add	6	<pre><prefix>SUBADDX{cond} Rd, Rn, Rm</prefix></pre>		_	3E R	GE Rd[31:16] := Rn[31:16] - Rm[15:0], Rd[15:0] := Rn[15:0] + Rm[31:16]
	Unsigned sum of absolute differences	6	USAD8{cond} Rd, Rm, Rs			+ 25	Rd := Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0])
	and accumulate	6	USADA8{cond} Rd, Rm, Rs, Rn			+ H	$ \begin{array}{l} Rd := Rn + Abs(Rm[31:24] - Rs[31:24]) + Abs(Rm[23:16] - Rs[23:16]) \\ + Abs(Rm[15:8] - Rs[15:8]) + Abs(Rm[7:0] - Rs[7:0]) \end{array} $
Move	Моче		MOV{cond}{s} Rd, <operand2></operand2>	NZC	_	77	Rd := Operand2
	NOT					T	Rd := 0xFFFFFFFF EOR Operand2
	PSR to register	ω	MRS{cond} Rd, <psr></psr>			77	Rd := PSR
	register to PSR	w	MSR(cond) <psr>_<fields>, Rm</fields></psr>			77	PSR := Rm (selected bytes only)
	immediate to PSR	w	MSR{cond} <psr>_<fields>, #<immed_8r></immed_8r></fields></psr>			70	PSR := immed_8r (selected bytes only)
	40-bit accumulator to register	SX	XS MRA(cond) RdLo, RdHi, Ac			-	RdLo := Ac[31:0], RdHi := Ac[39:32]
	register to 40-bit accumulator	XX	XS MAR (cond) Ac, RdLo, RdHi			1 70	Ac[31:0] := RdLo, Ac[39:32] := RdHi
	Copy	o	CPr(cond) kd, <uperandz></uperandz>		╀	1 12	ka := Uperanaz
Logical	Test		TST(cond) Rn, <operand2></operand2>	Z			Update CPSR flags on Rn AND Operand2
	Test equivalence		TEQ{cond} Rn, <operand2></operand2>				Update CPSR flags on Rn EOR Operand2
	AND		AND{cond}{S} Rd, Rn, <operand2></operand2>	NZC		'	Rd := Rn AND Operand2
	EOR		EOR(cond)(S) Rd, Rn, <operand2></operand2>	Z		ъ	Rd := Rn EOR Operand2
	ORR		ORR{cond}{S} Rd, Rn, <operand2></operand2>			71	Rd := Rn OR Operand2
	Bit Clear		BIC(cond){S} Rd, Rn, <operand2></operand2>		_	F	Rd := Rn AND NOT Operand2
Compare	Compare		CMP(cond) Rn, <operand2></operand2>	C	_	_	Update CPSR flags on Rn - Operand2
	negative		CMN(cond) Rn, <operand2></operand2>	NZCV		1	Update CPSR flags on Rn + Operand2
Saturate	Signed saturate word, right shift	6	SSAT{cond} Rd, # <sat>, Rm{, ASR <sh>}</sh></sat>		0	7	Rd := SignedSat((Rm ASR sh), sat). <sat> range 0-31, <sh> range 1-32</sh></sat>
	left shift		SSAT{cond} Rd, # <sat>, Rm{, LSL <sh>}</sh></sat>		0	দ	Rd := SignedSat((Rm LSL sh), sat). < sat> range 0-31, < sh> range 0-31
	Signed saturate two halfwords	6	SSAT16{cond} Rd, # <sat>, Rm</sat>		0	সস	Rd[31:16] := SignedSat(Rm[31:16], sat),
	Unsigned saturate word, right shift	6	USAT{cond} Rd, # <sat>, Rm{, ASR <sh>}</sh></sat>		0	5 71	Rd := UnsignedSat((Rm ASR sh), sat). <sat>range 0-31, <sh>range 1-32.</sh></sat>
	left shift		USAT{cond} Rd, # <sat>, Rm{, LSL <sh>}</sh></sat>		0	দা	Rd := UnsignedSat((Rm LSL sh), sat). <sat> range 0-31, <sh> range 0-31</sh></sat>
	Unsigned saturate two halfwords	6	USAT16{cond} Rd, # <sat>, Rm</sat>		0	חבי ח	
					-	١	Nulliand := Ousignersationalizately say, <sac> talge (+15,</sac>

with link and exchange with link and exchange (1) with link and exchange (2) with link and exchange (2) and change to Java state Processor Change processor state change Change processor mode Set endianness Store return state Return from exception Breakpoint Software Software interrupt	sssor Cha ge Cha Set Rete	e Cha	essor Cha	with link and exchange with link and exchange (1 with link and exchange (2 and change to Java state	with link and exchange with link and exchange (1	with link		Branch Branch	Select Select bytes	In low halfword, sign extend	In both halfwords	Reverse In word	Byte to word, add	extend with add Halfword to word, add Two bytes to halfwords, add		Ξ,	Signed Halfword to word, add	Byte to word		Unsigned Halfword to word	Byte to word		Signed Halfword to word	Pack Pack halfword top + bottom	ation
		v 6 6	000		5,6	4T,5 ST			9	6	0	6	6	0.0	ļ	6	_	<u>о</u>	6	_	6	6	_	0 0	450
BKPT <immed_16> SWI {cond} <immed_24></immed_24></immed_16>	BKPT <immed 16=""></immed>	SRS <a_mode4s> #<p_mode>{!} RFE<a_mode4l> Rn{!}</a_mode4l></p_mode></a_mode4s>	CPSIE <iflags> {, #<p_mode>} CPS #<p_mode> SETEND <endianness></endianness></p_mode></p_mode></iflags>	CPSID <iflags> {, #<p_mode>}</p_mode></iflags>	BLX{cond} Rm BXJ{cond} Rm	BX{cond} Rm BLX label	BL{cond} label	B{cond} label	SEL(cond) Rd, Rn, Rm	REVSH{cond} Rd, Rm	REV16{cond} Rd, Rm		UXTAB{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	UXTAH{cond} Rd, Rn, Rm{, ROR # <sh>} UXTAB16{cond} Rd, Rn, Rm{, ROR #<sh>}</sh></sh>	SXTAB{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	SXTAB16{cond} Rd, Rn, Rm{, ROR # <sh>}</sh>	SXTAH(cond) Rd, Rn, Rm{, ROR # <sh>}</sh>	UXTB{cond} Rd. Rm{. ROR # <sh>}</sh>	UXTB16{cond} Rd, Rm(, ROR # <sh>}</sh>	UXTH{cond} Rd, Rm{, ROR # <sh>}</sh>	SXTB{cond} Rd, Rm{, ROR # <sh>}</sh>	SXTB16{cond} Rd, Rm(, ROR # <sh>}</sh>	SXTH{cond} Rd, Rm{, ROR # <sh>}</sh>	PKHTB{cond} Rd, Rn, Rm{, LSL # <sh>} PKHTB{cond} Rd, Rn, Rm{, ASR #<sh>}</sh></sh>	
Software interrupt processor exception.	Freight about or enter debug state.	[R13m] := R14, [R13m + 4] := CPSR PC := [Rn], CPSR := [Rn + 4] Profesch short or enter debut state	Enable specified interrups, optional change mode. Sets endianness for loads and saves. <endianness> can be BE (Big Endian) or LE (Little Endian).</endianness>	Disable specified interrups, optional change mode.	R14 := address of next instruction, R15 := Rm[31:1] Change to Thumb if Rm[0] is 1 Change to Java state	R15 := Rm, Change to Thumb if Rm[0] is 1 R14 := address of next instruction, R15 := label, Change to Thumb	R14 := address of next instruction, R15 := label	R15 := label	Rd[7:0] := Rn[7:0] if GE[0] = 1, else Rd[7:0] := Rm[7:0] Bits[15:8], [23:16], [31:24] selected similarly by GE[1], GE[2], GE[3]	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:16] := Rm[7] * &FFFF	Rd[15:8] := Rm[7:0], Rd[7:0] := Rm[15:8], Rd[31:24] := Rm[23:16], Rd[23:16] := Rm[31:24]	$Rd[31:24] := Rm[7:0], Rd[23:16] := Rm[15:8], \\ Rd[15:8] := Rm[23:16], Rd[7:0] := Rm[31:24]$	Rd[31:0] := Rn[31:0] + ZeroExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	Rd[31:0] := Rn[31:0] + ZeroExtend((Rm ROR (8 * sh))[15:0]), sh 0-3. Rd[31:16] := Rn[31:16] + ZeroExtend((Rm ROR (8 * sh))[73:16]), Rd[15:0] := Rn[15:0] + ZeroExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	Rd[31:16] := Rn[31:16] + SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := Rn[15:0] + SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	Rd[31:0] := Rn[31:0] + SignExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	Rd[31:0] = ZeroExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	Rd[31:16] := ZeroExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := ZeroExtend((Rm ROR (8 * sh))[7:0]), sh 0-3.	Rd[31:0] := ZeroExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	Rd[31:0] := SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	Rd[31:16] := SignExtend((Rm ROR (8 * sh))[23:16]), Rd[15:0] := SignExtend((Rm ROR (8 * sh))[7:0]). sh 0-3.	Rd[31:0] := SignExtend((Rm ROR (8 * sh))[15:0]). sh 0-3.	Rd[15:0] := Rn[15:0], Rd[31:16] := (Rm LSL sh)[31:16]. sh U-31. Rd[31:16] := Rn[31:16], Rd[15:0] := (Rm ASR sh)[15:0]. sh 1-32.	Action
in instruction.	24-bit value encoded	Cannot be conditional. Cannot be conditional. Cannot be conditional.	Cannot be conditional. Cannot be conditional. Cannot be conditional.	Cannot be conditional.		Cannot be conditional. label must be within ±32Mb of current instruction.	label must be within ±32Mb of current instruction.	label must be within ±32Mb																	Notes

ARM Addressing Modes Quick Reference Card

Omoration		7	Assambler		Notos
- Park		١	111 (7
LUZU	Word		בווע (cond) אמ, <a_mode2></a_mode2>	Ra ;= [auaress]	Ku must not be K15.
	User mode privilege		LDR{cond}T Rd, <a_mode2p></a_mode2p>		Rd must not be R15.
	branch (§ 5T: and exchange)		LDR(cond) R15, <a_mode2></a_mode2>	R15 := [address][31:1]	
				(§ 5T: Change to Thumb if [address][0] is 1)	
	Byte		LDR{cond}B Rd, <a_mode2></a_mode2>	Rd := ZeroExtend[byte from address]	Rd must not be R15.
	User mode privilege		IDR {cond}BT Rd, <a_mode2p></a_mode2p>		Rd must not be R15.
	signed	4	LDR{cond}SB Rd, <a_mode3></a_mode3>	Rd := SignExtend[byte from address]	Rd must not be R15.
	Halfword	4	LDR{cond}H Rd, <a_mode3></a_mode3>	Rd := ZeroExtent[halfword from address]	Rd must not be R15.
	signed	4	LDR{cond}SH Rd, <a_mode3></a_mode3>	Rd := SignExtend[halfword from address]	Rd must not be R15.
	Doubleword	SE*	LDR{cond}D Rd, <a_mode3></a_mode3>	Rd := [address], R(d+1) := [address + 4]	Rd must be even, and not R14.
Load multiple	Pop, or Block data load		<pre>LDM(cond)<a_mode4l> Rn(!), <reglist-pc></reglist-pc></a_mode4l></pre>	Load list of registers from [Rn]	
	return (and exchange)		LDM{cond} <a_mode4l> Rn{!}, <reglist+pc></reglist+pc></a_mode4l>	Load registers, R15 := [address][31:1] (§ 5T: Change to Thumb if [address][0] is 1)	
	and restore CPSR		<pre>LDM{cond}<a_mode4l> Rn{!}, <reglist+pc>^</reglist+pc></a_mode4l></pre>	Load registers, branch (§ 5T: and exchange), CPSR := SPSR	Use from exception modes only.
	User mode registers		<pre>LDM{cond}<a_mode4l> Rn, <reglist-pc>^</reglist-pc></a_mode4l></pre>		Use from privileged modes only.
Soft preload	Memory system hint	ξŧ	SE* PLD <a_mode2></a_mode2>	Memory may prepare to load from address	Cannot be conditional.
Load exclusive	Load exclusive Semaphore operation	6	LDREX{cond} Rd, [Rn]	Rd := [Rn], tag address as exclusive access Outstanding tag set if not shared address	Rd, Rn must not be R15.
Store	Word		STR{cond} Rd, <a_mode2></a_mode2>	[address] := Rd	
	User mode privilege		STR{cond}T Rd, <a_mode2p></a_mode2p>	[address] := Rd	
	Byte		STR{cond}B Rd, <a_mode2></a_mode2>	[address][7:0] := Rd[7:0]	
	User mode privilege		STR{cond}BT Rd, <a_mode2p></a_mode2p>	[address][7:0] := Rd[7:0]	
	Halfword	4	STR{cond}H Rd, <a_mode3></a_mode3>	[address][15:0] := Rd[15:0]	
	Doubleword	£¥	5E* STR{cond}D Rd, <a_mode3></a_mode3>	[address] := Rd, [address + 4] := R(d+1)	Rd must be even, and not R14.
Store multiple	Push, or Block data store		}, <reglist></reglist>	Store list of registers to [Rn]	
	User mode registers		<reglist>^</reglist>	Store list of User mode registers to [Rn]	Use from privileged modes only.
Store exclusive	Store exclusive Semaphore operation	6	STREX{cond} Rd, Rm, [Rn]	[Rn] := Rm if allowed,	Rd, Rm, Rn must not be R15.
Swap	Word	u	SWP{cond} Rd, Rm, [Rn]	temp := [Rn], [Rn] := Rm, Rd := temp	
	Byte	w	SWP(cond)B Rd, Rm, [Rn]	temp := ZeroExtend([Rn][7:0]),	
		l			

Quick Reference Card ARM Addressing Modes

													١
Addressing t	Addressing Mode 2 - Word and Unsigned Byte Data Transfer	Jnsign	ed Byte D	ata Tra	nsfer			ARM a	rchitect	ARM architecture versions			
Pre-indexed	Pre-indexed Immediate offset	[Rm,	[Rn, #+/- <immed_12>]{!}</immed_12>	ned_12	} [<</th <th>_</th> <th></th> <th>п</th> <th></th> <th>ARM architecture version n and above.</th> <th>ion n an</th> <th>nd abov</th> <th>è.</th>	_		п		ARM architecture version n and above.	ion n an	nd abov	è.
	Zero offset	[Rn]				प्र	Equivalent to [Rn,#0]	nT, nJ	_	T or J variants of ARM architecture version	archite	cture v	ersio
	Register offset	[Rn	[Rn, +/-Rm]{!}	Ξ				×		ARM architecture version 3M, and 4 and	ion 3M,	, and 4	and
	Scaled register offset	Rn	+/-Rm, J	'SI #<	shift>]{	<u>:-</u> A	$[Rn, +/-Rm, ISI \#]{1}$ Allowed shifts 0-31	пE		All E variants of ARM architecture version	archited	cture v	ersio
		[Rn	+/-Rm, 1	.SR #<	shift>]{	<u>:-</u> A	[Rn, +/-Rm, LSR $\#$ <shift>]{!} Allowed shifts 1-32</shift>	лЕ*		E variants of ARM architecture version n	hitectun	e versi	011 z
		Em,	+/-Rm, 2	\SR #<	shift>]{	<u>:-</u> 2	$[Rn, +/-Rm, ASR \#]{!} Allowed shifts 1-32$	XX		XScale coprocessor instruction	truction	7	
		RB	+/-Rm, I	ROR #<	shift>]{	<u>∵</u> ≱	$[Rn, +/-Rm, ROR \#]{!} Allowed shifts 1-31$						
		[Rn	[Rn, +/-Rm, RRX] {!}	(RX) [:	~			Flexibl	Flexible Operand 2	nd 2			
Post-indexed	Post-indexed Immediate offset	[m],	[Rn], #+/- <immed_12></immed_12>	nmed_1	2			Immedi	Immediate value		* <immed_8r></immed_8r>	ned_8	ň
	Register offset	[Rn],	[Rn], +/-Rm					Logical	shift lcft	Logical shift left immediate	Rm, LSL # <sh< td=""><td>SI #</td><td>48></td></sh<>	SI #	48>
	Scaled register offset	[Rn],	[Rn], +/-Rm, LSL # <shift></shift>	# TST	<shift></shift>	Α	Allowed shifts 0-31	Logical	shift rigb	Logical shift right immediate	Rm, LSR # <sh< td=""><td>SR#</td><td>√S}</td></sh<>	SR#	√S}
		[Rn],	[Rn], $+/-Rm$, LSR $#$	LSR #	<shift></shift>	A	Allowed shifts 1-32	Arithme	tic shift 1	Arithmetic shift right immediate	Rm, ASR # <sh< td=""><td>\SR#</td><td>५८)</td></sh<>	\SR#	५८)
		[Rn],	, +/-Rm, ASR # <shift></shift>	ASR #	<shift></shift>	A	Allowed shifts 1-32	Rotate r	Rotate right immediate	ediate	Rm, ROR #<9h	ROR #	de>
		[Rn],	[Rn], +/-Rm, ROR # <shift></shift>	ROR #	<shift></shift>	Σ	Allowed shifts 1-31	Register	•		Rm		
		[Rn],	[Rn], +/-Rm, RRX	RRX				Rotate r	Rotate right extended	nded	Rm, F	RRX	
						I							

Addressing M	Addressing Mode 2 (Post-indexed only)	d only)				
Post-indexed]	Immediate offset	[Rn] ,	#+/- <immed_12></immed_12>	_peum	12>	
	Zero offset	[Rn]				Equivalent to [Rn],#0
	Register offset	[Rn],	[Rn], +/-Rm			
	Scaled register offset [Rn], +/-Rm, LSL # <shift></shift>	[Rn],	+/-Rm,	$_{\rm ISI}$	# <shift></shift>	Allowed shifts 0-31
		[Rm],	+/-Rm,	LSR	[Rn], +/-Rm, LSR # <shift></shift>	Allowed shifts 1-32
		[Rn],	+/-Rm,	ASR	[Rn], +/-Rm, ASR # <shift></shift>	Allowed shifts 1-32
		[Rn],	+/-Rm,	ROR	[Rn], +/-Rm, ROR # <shift></shift>	Allowed shifts 1-31
		[Re]	[Rn], +/-Rm, RRX	RRX		

Addressing Mode 3 - Halfword, Signed Byte, and Doubleword Data Transfer

[Rn, #+/~<immed_8>]{!}

RE]

Equivalent to [Rn,#0]

CC / TO

Positive or zero

Greater than or equal, or unordered

Unordered (at least one NaN operand)

Less than Less than

Negative

Carry Set / Unsigned higher or same

Greater than or equal, or unordered

Carry Clear / Unsigned lower

Post-indexed

Immediate offset

[Rn], +/-Rm]{!} [Rn], #+/-<immed_8> [Rn], +/-Rm

Register Zero offset Immediate offset

	Zero offset	[Rn]	Equivalent to [Rn,#0]		nT, nJ
	Register offset	[Rn, +/-Rm] {!}		_	X
	Scaled register offset	[Rn, +/-Rm, LSL # <shift>][1] Allowed shifts 0-31</shift>	Allowed shifts 0-31		ηĘ
		[Rn, +/-Rm, LSR # <shift>] {!} Allowed shifts 1-32</shift>	Allowed shifts 1-32	_	ηE*
		[Rn, +/-Rm, ASR # <shift>] {!} Allowed shifts 1-32</shift>	Allowed shifts 1-32		XS
		[Rn, +/-Rm, ROR # <shift>] {!} Allowed shifts 1-31</shift>	Allowed shifts 1-31	1	
		[Rn, +/-Rm, RRX] {!}		71	Flexible
ndexed	Immediate offset	[Rn], #+/- <immed_12></immed_12>		ᄪ	Immediate
	Register offset	[Rn], +/-Rm		_	Logical sh
	Scaled register offset	[Rn], +/-Rm, LSL # <shift></shift>	Allowed shifts 0-31	H	Logical sh
		[Rn], +/-Rm, LSR # <shift></shift>	Allowed shifts 1-32		Arithmetic
		[Rn], +/-Rm, ASR # <shift></shift>	Allowed shifts 1-32	~	Rotate rigl
		[Rn], +/-Rm, ROR # <shift></shift>	Allowed shifts 1-31	7	Register
		[Rn], +/-Rm, RRX		~	Rotate rigi

and 2	Flexible Operand 2	
		ifts 1-31
XScale coprocessor instruction	XS	ifts 1-32
E variants of ARM architecture version n and above, except xP variants.	nE*	ifts 1-32
All E variants of ARM architecture version n and above.	пE	ifts 0-31
ARM architecture version 3M, and 4 and above, except xM variants.	×	

T or J variants of ARM architecture version n and above.

Addressing n	Addressing Mode 4 - Multiple Data Transfer	ta Transfer	
Block load		Stack pop	
IA	Increment After	FD	Full Descending
IB	Increment Before	ED	Empty Descending
DA	Decrement After	FA	Full Ascending
DB	Decrement Before	EA	Empty Ascending
Block store	•	Stack push	
IΑ	Increment After	EA	Empty Ascending
IB	Increment Before	FA	Full Ascending
DA	Decrement After	CER	Empty Descending
DB	Decrement Before	FD	Full Descending

MI
PL
VS
VC
HI
LS
GE
GE
GE
AL

Unsigned lower or same Signed greater than or equal

Greater than or equal Greater than, or unordered Not unordered

ess than, or unordered ess than or equal Unsigned higher No overflow Overflow

×	Extension field mask byte	PSR[15:8]
Condition Field	d	
Mnemonic	Description	Description (VFP)
ðя	Equal	Equal
NE	Not coual	Not equal, or unordered

PSR fields	(use at least one suffix)	
Suffix	Meaning	
c	Control field mask byte	PSR[7:0]
H.	Flags field mask byte	PSR[31:24]
to	Status field mask byte	PSR[23:16]
×	Extension field mask byte	PSR[15:8]

PSR fields	(use at least one suffix)	
Suffix	Meaning	
c	Control field mask byte	PSR[7:0]

SUTIX	meaning	
c	Control field mask byte	PSR[7:0]
Ħ	Flags field mask byte	PSR[31:24]
ហ	Status field mask byte	PSR[23:16]
:	Evention field much hote	DCD[15:0]

AS ASCAIE COPTOCESSOF IISTRUCTION	пзииси	On		
Flexible Operand 2				
Immediate value	#<1	# <immed_8r></immed_8r>	8r>	
Logical shift left immediate	Rm,	ISI	Rm, LSL # <shift></shift>	Allowed shifts 0-31
Logical shift right immediate	Rm,	ĽSR	Rm, LSR # <shift></shift>	Allowed shifts 1-32
Arithmetic shift right immediate	Rm,	ASR	ASR # <shift></shift>	Allowed shifts 1-32
Rotate right immediate	Rm,	ROR	ROR #<9hift>	Allowed shifts 1-31
Register	Rm			
Rotate right extended	Rm,	RRX		
Logical shift left register	Rm,	$_{\rm LSL}$	Rs	
Logical shift right register	Rm,	LSR	Rs	
Arithmetic shift right register	Rm,	ASR	Rs	
Rotate right register	Rm,	Rm, ROR Rs	Rs	

		System	31
U	HU	Undefined	27
	ក្ត	Abort	23
d	a	Supervisor	19
ß	HS	IRQ Interrupt	18
S	۵	FIQ Fast Interrupt	17
S	ເນ	User	16
ĕ	Prefixe	les	Processor Modes

Always (normally omitted)

Always (normally omitted)

Less than or equal, or unordered

Signed greater than Signed less than

Signed less than or equal

Post-indexed

Immediate offset

[Rn], #+/-<immed_8*4>
[Rn], {8-bit copro. open copro.

{8-bit copro. option}

Addressing Mode 5 - Coprocessor Data Transfer

Immediate offset Zero offset

[Rn

#+/-<immed_8*4>]{!}

Equivalent to [Rn,#0]

[Rn]

	Prefi	Prefixes for Parallel Instructions
	S	Signed arithmetic modulo 28 or 216, sets CPSR GE bits
i Interrupt	a	Signed saturating arithmetic
errupt	HS	Signed arithmetic, halving results
SOT	a	Unsigned arithmetic modulo 28 or 216, sets CPSR GE bits
	ឆ្គ	Unsigned saturating arithmetic
led	HU	Unsigned arithmetic, halving results

ARM Addressing Modes Quick Reference Card

Coprocessor operations	§ Assembler	Action	Notes
Data operations	2 CDF(cond) <copr>, <opl>, CRd, CRn, CRm(, <opl>)</opl></opl></copr>	Coprocessor dependent	
Alternative data operations	5 CDP2 <copr>, <op1>, CRd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	Cannot be conditional.
Move to ARM register from coprocessor	2 MRC(cond) <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	
Alternative move	5 MRC2 <copr>, <opl>, Rd, CRn, CRm{, <op2>}</op2></opl></copr>	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E* MRRC(cond) <copr>, <opl>, Rd, Rn, CRm</opl></copr>	Coprocessor dependent	
Alternative two ARM register move	6 MRRC2 <copr>, <opl>, Rd, Rn, CRm</opl></copr>	Coprocessor dependent	Cannot be conditional.
Move to coproc from ARM reg	2 MCR(cond) <copr>, <op1>, Rd, CRn, CRm{, <op2>}</op2></op1></copr>	Coprocessor dependent	
Alternative move	5 MCR2 <copr>, <opl>, Rd, CRn, CRm{, <op2>}</op2></opl></copr>	Coprocessor dependent	Cannot be conditional.
Two ARM register move	5E* MCRR{cond} <copr>, <opl>, Rd, Rn, CRm</opl></copr>	Coprocessor dependent	
Alternative two ARM register move	6 MCRR2 <copr>, <opl>, Rd, Rn, CRm</opl></copr>	Coprocessor dependent	Cannot be conditional.
Load	2 LDC(cond) <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	
Alternative loads	5 LDC2 <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	Cannot be conditional.
Store	2 STC(cond) <copr>, CRd, <a_mode5></a_mode5></copr>	Coprocessor dependent	
Alternative stores	5 STC2 <copr>, CRd, <a mode5=""></copr>	Coprocessor dependent	Cannot be conditional.

Proprietary Notice

Words and logos marked with [®]or ^{ru} are registered trademarks or trademarks owned by ARM Limited. Other brands and names mentioned herein may be the trademarks of their respective owners.

Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder.

The moduler described in this document is subject to continuous developments and improvements. All

The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded.

This reference card is intended only to assist the reader in the use of the product. ARM Ltd shall not be liable for any loss or damage arising from the use of any information in this reference card, or any error or omission in such information, or any incorrect use of the product.

Document Number

ARM QRC 0001H

Change Log

 Issue
 Date
 By
 Change

 A
 June 1995
 B.H
 First Release

 B
 Sept 1996
 B.H
 Second Release

 C
 Nov 1998
 B.H
 Third Release

 D
 Oct 1999
 CKS
 Fourth Release

 E
 Oct 2000
 CKS
 Fifth Release

 F
 Sept 2001
 CKS
 Sixth Release

 G
 Jan 2003
 CKS
 Seventh Release

 H
 Oct 2003
 CKS
 Eighth Release