


computer architecture




learning objectives

algorithms
your software
system software
hardware



- understand the basics of how a computer works
- understand the basics of binary computation
- learn the basics of the Von Neumann architecture

what's a computer?



hardware



software

mathematics

a dual origin

Associative Rules:

$$(p \wedge q) \wedge r \Leftrightarrow p \wedge (q \wedge r)$$
$$p \wedge (q \vee r) \Leftrightarrow (p \wedge q) \vee (p \wedge r)$$

Distributive Rules:

$$p \wedge p \Leftrightarrow p$$

Idempotent Rules:

$$\neg\neg p \Leftrightarrow p$$

Double Negation:

$$\neg(p \wedge q) \Leftrightarrow \neg p \vee \neg q$$

DeMorgan's Rules:

$$p \wedge q \Leftrightarrow q \wedge p$$

Commutative Rules:

$$p \vee (p \wedge q) \Leftrightarrow p$$

Absorption Rules:

$$p \wedge F \Leftrightarrow F$$

Bound Rules:

$$p \wedge (\neg p) \Leftrightarrow F$$

Negation Rules:

$$(p \vee q) \vee r \Leftrightarrow p \vee (q \vee r)$$
$$p \vee (q \wedge r) \Leftrightarrow (p \vee q) \wedge (p \vee r)$$
$$p \vee p \Leftrightarrow p$$




$$\neg(p \vee q) \Leftrightarrow \neg p \wedge \neg q$$
$$p \vee q \Leftrightarrow q \vee p$$
$$p \wedge (p \vee q) \Leftrightarrow p$$
$$p \vee T \Leftrightarrow T$$
$$p \vee F \Leftrightarrow p$$
$$p \vee (\neg p) \Leftrightarrow T$$

p	$\neg p$	p	q	$p \wedge q$	p	q	$p \vee q$
F	T	F	F	F	F	F	F
T	F	F	T	F	T	T	T
		T	F	F	T	F	T
		T	T	T	T	T	T


$$\left\{ \frac{2^i - 1}{2^i} \right\}_{i=1}^{\infty} = \frac{1}{2}, \frac{3}{4}, \frac{7}{8}, \frac{15}{16}, \dots$$

$$\left\{ \frac{n+1}{n} \right\}_{i=1}^{\infty} = \frac{2}{1}, \frac{3}{2}, \frac{4}{3}, \frac{5}{4}, \dots$$

electronics




what's hardware?



cpu = central processing unit


what's software?




we will come back to these
transformations in the next module

binary computation


base 10




base 7



base 3



base 2



10^2	10^1	10^0
--------	--------	--------

1	4
---	---

7^2	7^1	7^0
-------	-------	-------

2	0
---	---

3^2	3^1	3^0
-------	-------	-------



1	1	2
---	---	---

2^3	2^2	2^1	2^0
-------	-------	-------	-------

1	1	1	0
---	---	---	---


note that in a computer, binary words are **not** only used to represent integer numbers

1939-40



the “bombe” was an electromechanical device designed by Alan Turing to decipher German **Enigma-encrypted messages**

1943




the ENIAC was the first general electronic computer
programs were hard-wired (dials & switches)

1944




the EDVAC is the first computer to rely on
programs stored in **memory**

1945




John von Neumann describes the concept of programs stored in memory in a report about the EDVAC computer: the Von Neumann architecture


the von Neumann model




fetch instruction




fetch instruction




decode instruction



execute instruction



store result



instruction sets

ADDSD—Add Scalar Double-Precision Floating-Point Values

Opcode	Instruction	64-Bit Mode	Compat/Leg Mode	Description
F2 OF 58 /r	ADDSD <i>xmm1, xmm2/m64</i>	Valid	Valid	Add the low double-precision floating-point value from <i>xmm2/m64</i> to <i>xmm1</i> .

Description

Adds the low double-precision floating-point values from the source operand (second operand) and the destination operand (first operand), and stores the double-precision floating-point result in the destination operand.

The source operand can be an XMM register or a 64-bit memory location. The destination operand is an XMM register. The high quadword of the destination operand remains unchanged. See Chapter 11 in the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 1*, for an overview of a scalar double-precision floating-point operation.

In 64-bit mode, using a REX prefix in the form of REX.R permits this instruction to access additional registers (XMM8-XMM15).

Operation

```
DEST[63:0] ← DEST[63:0] + SRC[63:0];
(* DEST[127:64] unchanged *)
```

Motorola 68000
[1980]

ADD

Add (M68000 Family)

Operation: Source + Destination → Destination

Assembler Syntax: ADD <ea>,Dn
ADD Dn,<ea>

Attributes: Size = (Byte, Word, Long)

Description: Adds the source operand to the destination operand using binary addition and stores the result in the destination location. The size of the operation may be specified as byte, word, or long. The mode of the instruction indicates which operand is the source and which is the destination, as well as the operand size.

Condition Codes:

X	N	Z	V	C
*	*	*	*	*

X — Set the same as the carry bit.

N — Set if the result is negative; cleared otherwise.

Z — Set if the result is zero; cleared otherwise.

V — Set if an overflow is generated; cleared otherwise.

C — Set if a carry is generated; cleared otherwise.

Instruction Format:

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	EFFECTIVE ADDRESS MODE	REGISTER
1	1	0	1	REGISTER	OPMODE												