

# Z80380 CPU User's Manual

# PREFACE

Thank you for your interest in the  $Z380^{\text{\tiny TM}}$  Central Processing Unit (CPU) and its associated family of products. This Technical Manual describes programming and operation of the  $Z380^{\text{\tiny TM}}$  Superintegration Core CPU, which is found in the Z380 Microprocessor Unit (MPU), and products built around  $Z380^{\text{\tiny TM}}$  CPU core.

This Z380 User's Manual consists of the following Sections:

#### 1. Z380<sup>™</sup> Architectural Overview

Chapter 1 is an introductory section covering the key features and giving an overview of the architecture of the device.

#### 2. Address Spaces

Chapter 2 explains the address spaces the Z380 CPU can handle. Also, this chapter includes a brief description of the on-chip registers.

# 3. Native/Extended Mode, Word/Long Word Mode of Operation, and Decoder Directives

This chapter provides a detailed explanation on the Z380's unique features, operation modes, and the Decoder Directives.

# 4. Addressing Modes and Data Types

Chapter 4 describes the Addressing mode and data types which the Z380 can handle.

#### 5. Instruction Set

Chapter 5 contains an overview of the instruction set; as well as a detailed instruction-by-instruction description in alphabetical order.

#### 6. Interrupts and Traps

Chapter 6 explains the interrupts and traps features of the Z380.

#### 7. Reset

Chapter 7 describes the Reset function.

### 8. Z380 Benchmark Appnote

## 9. Z380 Questions & Answers

#### Appendix A

Appendix A covers the Z380's instruction format.

#### Appendix B

Appendix B contains all Z380 instructions sorted in Alphabetical Order.

#### Appendix C

Appendix C contains all Z380 instructions sorted in Numerical Order.

# Appendix D

The Tables in Appendix D lists all the Z380 instructions in instruction affected by Native/Extended mode and Word/Long Word mode.

#### Appendix E

The Tables in Appendix E lists all the Z380 instructions in instruction affected by DDIR IM (Immediate Decoder Directives) mode.

#### Index

A to Z listing of Z380<sup>™</sup> User's Manual key words and phrases.

This manual assumes the reader has a basic knowledge of CPU-based system architectures and software development systems, such as the use of the text editor, and invoking the assembler/compiler. Also, knowledge of the Z80® CPU architecture is desirable.

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com



# **CHAPTER 1**

# Z380™ ARCHITECTURAL OVERVIEW

#### 1.1 INTRODUCTION

The Z380 CPU incorporates advanced architectural features that allow fast and efficient throughput and increased memory addressing capabilities while maintaining Z80° CPU and Z180° MPU object-code compatibility. The Z380 CPU core provides a continuing growth path for present Z80- or Z180°-based designs and offers the following key features:

- Full Static CMOS Design with Low Power Standby Mode Support
- DC to 18 MHz Operating Frequency @ 5 Volts V<sub>CC</sub>
- DC to 10 MHz Operating Frequency @ 33 Volts V<sub>cc</sub>
- Enhanced Instruction Set that Maintains Object-Code Compatibility with Z80 and Z180 Microprocessors
- 16-Bit (64K) or 32-Bit (4G) Linear Address Space
- 16-Bit Internal Data Bus
- Two Clock Cycle Instruction Execution (Minimum)
- Multiple On-Chip Register Files (Z380 MPU has Four Banks)
- BC/DE/HL/IX/IY Registers are Augmented by 16-Bit Extended Registers (BCz/DEz/HLz/IXz/IYz), PC/SP/I Registers are Augmented by Extended Registers (PCz/SPz/Iz) for 32-Bit Addressing Capability.
- Newly Added IX' and IY' Registers with Extended Registers (IXz'/IYz')
- Enhanced Interrupt Capabilities, Including 16-Bit Vector
- Undefined Opcode Trap for Full Z380 CPU Instruction Set

The Z380 CPU, an enhanced version of the Z80 CPU, retains the Z80 CPU instruction set to maintain complete binary-code compatiblity with present Z80 and Z180 codes. The basic addressing modes of the Z80 microprocessor have been augmented with Stack Pointer Relative loads and stores, 16-bit and 24-bit Indexed offsets, and increased Indirect register addressing flexibility, with all of the addressing modes allowing access to the entire 32-bit address space. Significant additions have been made to the instruction set iincorporating 16-bit arithmetic and logical operations, 16-bit I/O operations, multiply and divide, a complete set of register-to-register loads and exchanges, plus 32-bit load and exchange, and 32-bit arithmetic operation for address calculation.

The basic register file of the Z80 microprocessor is expanded to include alternate register versions of the IX and IY registers. There are four sets of this basic Z80 microprocessor register file present in the Z380 MPU, along with the necessary resources to manage switching between the different register sets. All of the register pairs and index registers in the basic Z80 microprocessor register file are expanded to 32 bits.

The Z380 CPU expands the basic 64 Kbyte Z80 and Z180 address space to a full 4 Gbyte (32-bit) address space. This address space is linear and completely accessible to the user program. The external I/O address space is similarly expanded to a full 4 Gbyte (32-bit) range, and 16-bit I/O, both simple and block move are included. A 256 byte-wide internal I/O space has been added. This space will be used to access on-chip I/O resources on future Superintegration implementation of this CPU core.

Figure 1-1 provides a detailed description of the basic register architecture of the Z380 CPU with the size of the register banks shown at four each, however, the Z380 CPU architecture allows future expansion of up to 128 sets of each.

# 1.1 INTRODUCTION (Continued)




Figure 1-1. Z380™ CPU Register Architecture

1-2 DC-8297-03

#### 1.2 CPU ARCHITECTURE

The Z380 CPU is a binary-compatible extension of the Z80 CPU and the Z180 CPU architecture. High throughput rates are achieved by a high clock rate, high bus bandwidth, and instruction fetch/execute overlap. Communicating to the external world through an 8-bit or 16-bit data bus, the Z380 CPU is a full 32-bit machine internally, with a 32-bit ALU and 32-bit registers.

## 1.2.1 Modes of Operation

To maintain compatibility with the Z80/Z180 CPU while having the capability to manipulate 4 Gbytes of memory address range, the Z380 CPU has two bits in the Select Register (SR) to control the modes of operation. One bit controls the address manipulation mode: Native mode or Extended mode; and the other bit controls the data manipulation mode: Word mode or Long Word mode. In result, the Z380 CPU has four modes of operation. On reset, the Z380 CPU is in Native/Word mode, which is compatible to the Z80/Z180's operation mode. For details on this subject, refer to Chapter 3, "Native/Extended Mode, Word/Long Word Mode of Operation, and Decoder Directive Instructions."

#### 1.2.1.1 Native Mode and Extended Mode

The Z380 CPU can operate in either Native or Extended mode, as controlled by a bit in the Select Register (SR). In Native mode (the Reset configuration), all address manipulations are performed modulo 65536 (216). In this mode, the Program Counter (PC) only increments across 16 bits, all address manipulation instructions (increment, decrement, add, subtract, indexed, stack relative, and PC relative) only operate on 16 bits, and the Stack Pointer (SP) only increments and decrements across 16 bits. The PC high-order word is left at all zeros, as the high-order words of the SP and the I register. Thus, Native mode is fully compatible with the Z80 CPU's 64 Kbyte address mode. It is still possible to address memory outside of 64 Kbyte address space for data storage and retrieval in Native mode, however, since direct addresses, indirect addresses, and the high-order word of the SP, I, and the IX and IY registers may be loaded with non-zero values. Executed code and interrupt service routines must reside in the lowest 64 Kbytes of the address space.

In Extended mode, however, all address manipulation instructions operate on 32 bits, allowing access to the entire 4 Gbyte address space of the Z380 CPU. In both Native and Extended modes, the Z380 drives all 32 bits of the address onto the external address bus; only the width of the manipulated addresses distinguishes Native from Extended mode. The Z380 CPU implements one instruction to allow switching from Native to Extended mode (SETC XM); however, once in Extended mode, only Reset

will return the Z380 CPU to Native mode. This restriction applies because of the possibility of "misplacing" interrupt service routines or vector tables during the transition from Extended mode back to Native mode.

#### 1.2.1.2 Word or Long Word Mode

In addition to Native and Extended mode, which are specific to memory space addressing, the Z380 CPU can operate in either Word or Long Word mode specific to data load and exchange operations. In Word mode (the Reset configuration), all word load and exchange operations manipulate 16-bit quantities. For example, only the low-order words of the source and destination are exchanged in an exchange operation, with the high-order words unaffected.

In the Long Word mode, all 32 bits of the source and destination are exchanged. The Z380 CPU implements two instructions plus decoder directives to allow switching between Word and Long Word mode; SETC LW (Set Control Long Word) and RESC LW (Reset Control Long Word) perform a global switch, while DDIR W, DDIR LW and their variants are decoder directives that select a particular mode only for the instruction that they precede.

Note that all word data arithmetic (as opposed to address manipulation arithmetic), rotate, shift, and logical operations are always in 16-bit quantities. They are not controlled by either the Native/Extended or Word/Long Word selections. The exceptions to the 16-bit quantities are, of course, those multiply and divide operations with 32-bit products or dividends.

All word Input/Output operations are performed on 16-bit values, regardless of Word/Long Word operation.

#### 1.2.2 Address Spaces

Addressing spaces in the Z380 CPU include the CPU register, the CPU control register, the memory address, on-chip I/O address, and the external I/O address. The CPU register space is a superset of the Z80 CPU register set, and consists of all of the registers in the CPU register file. These CPU registers are used for data and address manipulation, and are an extension of the Z80 CPU register set, with four sets of this extended Z80 CPU register set present in the Z380 CPU. Access to these registers is specified in the instruction, with the active register set selected by bits in the Select Register (SR) in the CPU control register space.

## 1.2.2 Address Spaces (Continued)

Each register set includes the primary registers A, F, B, C, D, E, H, L, IX, and IY, as well as the alternate registers A', F', B', C', D', E', H', L', IX', and IY'. Also, IX, IX', IY, and IY' registers are accessible as two byte registers, each named as IXU, IXL, IXU' IXL', IYU, IYL, IYU', and IYL'. These byte registers can be paired B with C, D with E, H with L, B' with C', D' with E', and H' with L' to form word registers, and these word registers are extended to 32 bits with the "z" extension to the register. This register extension is only accessible when using the register as a 32-bit register (in the Long Word mode) or when swapping between the most-significant and least-significant word of a 32-bit register using SWAP instructions. Whenever an instruction refers to a word register, the implicit size is controlled by Word or Long Word mode. Also included are the R, I, and SP registers, as well as the PC.

The Select Register (SR) determines the operation of the Z380 CPU. The contents of this register determine the CPU operating mode, which register bank will be used, the interrupt mode in effect, and so on.

The Z380 CPU's memory address space is linear 4 Gbytes. To keep compatibility with the Z80 CPU memory addressing model, it has two control bits to change its operation modes—Native or Extended, Word or Long Word.

The Z380 CPU architecture also distinguishes between the memory and I/O addressing space and, therefore, requires specific I/O instructions. Furthermore, I/O addressing space is subdivided into the on-chip I/O address space and the external I/O addressing space. External I/O addressing space in the Z380 CPU is 32 bits long, and internal I/O addressing space is 8-bits long. There are separate sets of I/O instructions for each I/O addressing space.

Some of the Internal I/O registers are used to control the functionality of the device, such as to program/read status of Trap, Assigned Vector Base address, enabling of interrupts, and to get Chip version ID.

For details on this topic, refer to Chapter 2, "Address Spaces."

# 1.2.3 Data Types

Many data types are supported by the Z380 CPU architecture. The basic data type is the 8-bit byte, which is also the basic addressable memory element. The architecture also supports operations on bits, BCD (Binary Coded Decimal) digits, words (16 bits or 32 bits), byte strings and word strings. For details on this topic, refer to Section 4.3, "Data Types."

#### 1.2.4. Addressing Modes

Addressing modes are used by the Z380 CPU to calculate the effective address of an operand needed for execution of an instruction. Seven addressing modes are supported by the Z380 CPU. Of these seven, one is an addition to the Z80 CPU addressing modes (Stack Pointer Relative) and the remaining six modes are either existing or extensions to Z80 CPU addressing modes.

- Register
- Immediate
- Indirect Register
- Direct Address
- Indexed
- Program Counter Relative
- Stack Pointer Relative

All addressing modes are available on the 8-bit load, arithmetic, and logical instructions; the 8-bit shift, rotate, and bit manipulation instructions are limited to the registers and Indirect register addressing modes. The 16-bit loads on the addressing registers support all addressing modes except Index, while other 16-bit operations are limited to the Register, Immediate, Indirect Register, Index, Direct Address, and PC Relative addressing modes.

For details on this subject, refer to Chapter 4, "Addressing Modes and Data Types."

#### 1.2.5. Instruction Set

The Z380 CPU instruction set is an expansion of the Z80 instruction set; the enhancements include support for additional addressing modes for the Z80 instructions as well as the addition of new instructions. The Z380 CPU instruction set provides a full complement of 8-bit, 16-bit, and 32-bit operation, including multiplication and division.

For details on this subject, refer to Chapter 5, "Instruction Set."

# 1.2.6 Exception Conditions

The Z380 CPU supports three types of exceptions (conditions that alter the normal flow of program execution); interrupts, traps, and resets.

Interrupts are asynchronous events typically triggered by peripherals requiring attention. The Z380 CPU interrupt structure has been significantly enhanced by increasing the number of interrupt request lines and by adding an efficient means for handling nested interrupts. The Z380 CPU has five interrupt lines. These are: Nonmaskable Interrupt line (/NMI) and Maskable interrupt lines (/INT0, /INT1, /INT2, and /INT3). Interrupt requests on /INT3-/INT1

1-4 DC-8297-03

are handled by a newly added interrupt handing mode, "Assigned Vectored Mode," which is a fixed vectored interrupt mode similar in interrupt handling to the Z180's interrupts from on-chip peripherals. For handling interrupt requests on the /INTO line, there are four modes available:

- 8080 compatible (Mode 0), in which the interrupting device provides the first instruction of the interrupt routine.
- Dedicated interrupts (Mode 1), in which the CPU jumps to a dedicated address when an interrupt occurs.
- Vectored interrupt mode (Mode 2), in which the interrupting peripheral device provides a vector into a table of jump address.
- Enhanced vectored interrupt mode (Mode 3), wherein the CPU expects 16-bit vector, instead of 8-bit interrupt vectors in Mode 2.

The first three modes are compatible with Z80 interrupt modes; the fourth mode provides more flexibility.

Traps are synchronous events that trigger a special CPU response when an undefined instruction is executed. It can be used to increase system reliability, or used as a "software trap instruction."

Hardware resets occur when the /RESET line is activated and override all other conditions. A /RESET causes certain CPU control registers to be initialized.

For details on this subject, refer to Chapter 6, "Interrupts and Traps."

#### 1.3 BENEFITS OF THE ARCHITECTURE

The Z380 CPU architecture provides several significant benefits, including increased program throughput achieved by higher bus bandwidth (16-bit wide bus), reduction to two clocks/basic machine cycle (vs four clocks/cycle on the Z80 CPU), prefetch cue, access to the larger linear addressing space, enhanced instructions/new addressing mode, data/address manipulation in 16/32 bits, and faster context switching by utilizing multiple register banks.

## 1.3.1 High Throughput

Very high throughput rates can be achieved with the Z380 CPU, due to the basic machine cycle's reduction to two clocks/cycle from four clocks/cycle on the Z80 CPU, fine tuned four staged pipeline with prefetch cue. This well designed pipeline and prefetch cue are both totally transparent to the user, thus maximizing the efficiency of the pipeline all the time. The Z380 CPU implemented onto the Z380 MPU is configured with a 16-bit wide data bus, which doubles the bus bandwidth. These architectural features result in two clocks/instructions execution minimum, three clocks/instruction on average. The high clock rates (up to 40 MHz) achievable with this processor. Make the overall performance of the Z380 CPU more than ten times that of the Z80.

# 1.3.2 Linear Memory Address Space

Z380 CPU architecture has 4 Gbytes of linear memory address space. The Z80 CPU architecture allows 64 Kbytes of memory addressing space. This was more than sufficient when the Z80 CPU was first developed. But as

the technology improved over time, applications started to demand more complicated processing, multitasking, faster processing, etc., with the high level language needed to develop software. As a result, 64 Kbytes of memory addressing space is not enough for some Z80 CPU based applications. In order to handle more than 64 Kbytes of memory, the Z80 CPU requires a Memory Banking scheme, or MMU (Memory Management Unit), like the Z180 MPU or Z280 MPU. These provide the overhead to access more than 64 Kbytes of memory.

The Z380 CPU architecture allows access to a full 4 Gbytes (2<sup>32</sup>) of memory addressing space as well as 4 Gbytes of I/O addressing area, without using a Memory Banking scheme, or MMU.

# 1.3.3. Enhanced Instruction Set with 16-Bit and 32-Bit Manipulation Capability

The Z380 CPU instruction set is 100% upward compatible to the Z80 CPU instruction set; that is all the Z80 instructions have been preserved at the binary level. New instructions added to the Z380 CPU include:

- Less restricted operand source/destination combinations.
- More flexible register exchange instructions.
- Stack Pointer Relative addressing mode.

# 1.3.3. Enhanced Instruction Set with 16-Bit and 32-Bit Manipulation Capability (Continued)

- DDIR (Decoder Directive Instructions) to enhance addressing capability to cover 4 Gbytes of memory space, as well as data manipulation capability.
- Jump relative/Call relative instructions with 8-bit, 16-bit, or 24-bit displacement.
- Full complements of 16-bit arithmetic instructions.
- 32-bit manipulate instructions for address manipulation.

These new instructions help to compact the code, as well as shorten the program's overall execution speed.

For details on this subject, refer to Chapter 5, "Instruction Set."

#### 1.3.4 Faster Context Switching

The Z380 CPU architecture allows multiple sets of register banks for AF/AF', BC/DE/HL, BC'/DE'/HL', IX/IX', IY/IY'

register pairs (including each register's Extended portion). When doing context switching, by exceptional condition (trap or interrupts) or by subroutine/procedure calls, the CPU has to save the contents of the registers currently in use, along with the current CPU status.

Traditionally in the Z80 CPU architecture, this is done by saving the contents of the register into memory, usually using push/pop instructions or the auxiliary register file. Register contents are then restored when the process is finished.

With the Z380 CPU's multiple register banks, saving the contents of the working register set currently in use is just a matter of an instruction to change the field in the Select Register, which allows fast context switching.

#### 1.4 SUMMARY

The Z380 CPU is a high-performance 16-bit Central Processing Unit Superintegration™ core. Code-compatible with the Z80 CPU, the Z380 CPU architecture has been expanded to include features such as multiple register banks, 4 Gbytes of linear memory addressing space, and efficient handling of nested interrupts. The benefits of this

architecture, including high throughput rates, code density, and compiler efficiency, greatly enhance the power and versatility of the Z380 CPU. Thus, the Z380 CPU provides both a growth path for existing Z80-based designs and a powerful processor for applications and the products to be developed around this CPU core.

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com

1-6 DC-8297-03

## USER'S MANUAL



# CHAPTER 2 ADDRESS SPACES

#### 2.1 INTRODUCTION

The Z380 CPU supports five address spaces corresponding to the different types of locations that can be addressed and the method by which the logical addresses are formed. These five address spaces are:

- **CPU Register Space.** This consists of all the register addresses in the CPU register file.
- **CPU Control Register Space.** This consists of the Select Register (SR).
- **Memory Address Space.** This consists of the addresses of all locations in the main memory.

- External I/O Address Space. This consists of all external I/O ports addresses through which peripheral devices are accessed.
- On-Chip I/O Address Space. This consists of all internal I/O port addresses through which peripheral devices are accessed. Also, this addressing space contains registers to control the functionality of the device, giving status information.

#### 2.2 CPU REGISTER SPACE

The Z380 register file is illustrated in Figure 2-1. Note that this figure shows the configuration of the register on the Z380 CPU, and the number of the register files may vary on future Superintegration devices. The Z380 CPU contains abundant register resources. At any given time, the program has immediate access to both primary and alternate registers in the selected register set. Changing register sets is a simple matter of an LDCTL instruction to program the Select Register (SR).

The CPU register file is divided into five groups of registers (an apostrophe indicates a register in the auxiliary registers).

- Four sets of Flag and Accumulator registers (F, A, F', A')
- Four sets of Primary and Working registers (B, C, D, E, H, L, B', C', D', E', H', L')

- Four sets of Index registers (IX, IY, IX', IY')
- Stack Pointer (SP)
- Program Counter, Interrupt register, Refresh register (PC, I, R)

Register addresses are either specified explicitly in the instruction or are implied by the semantics of the instruction.

# 2.2 CPU REGISTER SPACE (Continued)




Figure 2-1. Register File Organization (Z380 MPU)

2-2

# 2.2.1 Primary and Working Registers

The working register set is divided into two register files: the primary file and the alternate file (designated by prime (')). Each file contains an 8-bit accumulator (A), a Flag register (F), and six 8-bit general-purpose registers (B, C, D, E, H, and L) with their Extended registers. Only one file can be active at any given time, although data in the inactive file can still be accessed by using EX R, R' instructions for the byte-wide registers, EX RR, RR' instructions for register pairs (either in 16-bit or 32-bit wide depending on the LW status). Exchange instructions allow the programmer to exchange the active file with the inactive file. The EX AF, AF', EXX, or EXALL instructions changes the register files in use. Upon reset, the primary register file in register set 0 is active. Changing register sets is a simple matter of an LDCTL instruction to program SR.

The accumulator is the destination register for 8-bit arithmetic and logical operations. The six general-purpose registers can be paired (BC, DE, and HL), and are extended to 32 bits by the extension to the register (with suffix "z"; BCz/DEz/HLz), to form three 32-bit general-purpose registers. The HL register serves as the 16-bit or 32-bit accumulator for word operations. Access to the Extended portion of the registers is possible using the SWAP instruction or word Load instructions in Long Word operation mode.

The Flag register contains eight status flags. Four can be individually used for control of program branching, two are used to support decimal arithmetic, and two are reserved. These flags are set or reset by various CPU operations. For details on Flag operations, refer to Section 5.2, "Flag Register."

## 2.2.2. Index Registers

The four index registers, IX, IX', IY, and IY', are extended to 32 bits by the extension to the register (with suffix "z"; IXz/IYz), to form 32-bit index registers. To access the Extended portion of the registers use the SWAP instruction or word Load instructions in Long Word operation mode. These Index registers hold a 32-bit base address that is used in the Index addressing mode.

Only one register of each can be active at any given time, although data in the inactive file can still be accessed by using EX IX, IX' and EX IY, IY' (either in 16-bit or 32-bit wide depending on the LW bit status). Index registers can also function as general-purpose registers with the upper and lower bytes of the lower 16 bits being accessed individually. These byte registers are called IXU, IXU', IXL, and IXL'

for the IX and IX' registers, and IYU, IYU', IYL, and IYL' for the IY and IY' registers.

Selection of primary or auxiliary Index registers can be made by EXXX, EXXY, or EXALL instructions, or programming of SR. Upon reset, the primary registers in register set 0 is active. Changing register sets is a simple matter of an LDCTL instruction to program SR.

#### 2.2.3. Interrupt Register

The Interrupt register (I) is used in interrupt modes 2 and 3 for /INTO to generate a 32-bit indirect address to an interrupt service routine. The I register supplies the upper 24 or 16 bits of the indirect address and the interrupting peripheral supplies the lower eight or 16 bits. In Assigned Vectors mode for /INT3-/INT1, the upper 16 bits of the vector are supplied by the I register; bits 15-9 are supplied from the Assigned Vector Base register, and bits 8-0 are the assigned vector unique to each of /INT3-/INT1.

#### 2.2.4. Program Counter

The Program Counter (PC) is used to sequence through instructions in the currently executing program and to generate relative addresses. The PC contains the 32-bit address of the current instruction being fetched from memory. In Native mode, the PC is effectively only 16 bits long, since the upper word [PC31-PC16] of the PC is forced to zero, and when carried from bit 15 to bit 16 (Lower word [PC15-PC0] to Upper word [PC31-PC16]) are inhibited in this mode. In Extended mode, the PC is allowed to increment across all 32 bits.

# 2.2.5. R Register

The R register can be used as a general-purpose 8-bit read/write register. The R register is not associated with the refresh controller and its contents are changed only by the user.

#### 2.2.6. Stack Pointer

The Stack Pointer (SP) is used for saving information when an interrupt or trap occurs and for supporting subroutine calls and returns. Stack Pointer relative addressing allows parameter passing using the SP. The SP is 16 bits wide, but is extended by the SPz register to 32 bits wide.

## 2.2.6 Stack Pointer (Continued)

Increment/decrement of the Stack Pointer is affected by modes of operation (Native or Extended). In Native mode, the stack operates in modulo 2<sup>16</sup>, and in Extended mode, it operates in modulo 2<sup>32</sup>. For example, SP holds 0001FFFEH, and does the Word size Pop operation. After the operation,

SP holds 00010000H in Native mode, and 00020000H in Extended mode. In either case, SPz can be programmed to set Stack frame. This is done by the Load- to-Stack pointer instructions in Long Word mode.

#### 2.3. CPU CONTROL REGISTER SPACE

The CPU control register space consists of the 32-bit Select Register (SR). The SR may be accessed as a whole or the upper three bytes of the SR may be accessed individually as YSR, XSR, and DSR. In addition, these

upper three bytes can be loaded with the same byte value. The SR may also be PUSHed and POPed and is cleared to zeros on Reset. For details on this register, refer to Chapter 5.3, "Select Register."

#### 2.4 MEMORY ADDRESS SPACE

The memory address space can be viewed as a string of 4 Gbytes numbered consecutively in ascending order. The 8-bit byte is the basic addressable element in the Z380 MPU memory address space. However, there are other addressable data elements: bits, 2-byte words, byte strings, and 4-byte words.

The size of the data element being addressed depends on the instruction being executed as well as the Word/Long Word mode. A bit can be addressed by specifying a byte and a bit within that byte. Bits are numbered from right to left, with the least significant bit being 0, as illustrated in Figure 2-2.

The address of a multiple-byte entity is the same as the address of the byte with the lowest memory address in the entity. Multiple-byte entities can be stored beginning with

either even or odd memory addresses. A word (either 2-byte or 4-byte entity) is aligned if its address is even; otherwise it is unaligned. Multiple bus transactions, which may be required to access multiple-byte entities, can be minimized if alignment is maintained.


The format of multiple-byte data types is also shown in Figure 2-2. Note that when a word is stored in memory, the least significant byte precedes the more significant byte of the word, as in the Z80 CPU architecture. Also, the lower-addressed byte is present on the upper byte of the external data bus.

2-4 DC-8297-03


Bits within a byte:



16-bit word at address n:



32-bit word at address n:



Memory addresses:




Figure 2-2. Bit/Byte Ordering Conventions

#### 2.5. EXTERNAL I/O ADDRESS SPACE

External I/O address space is 4 Gbytes in size and External I/O addresses are generated by I/O instructions except those reserved for on-chip I/O address space accesses. It

can take a variety of forms, as shown in Table 2.1. An external I/O read or write is always one transaction, regardless of the bus size and the type of I/O instruction.

Table 2-1. I/O Addressing Options

	Address Bus			
I/O Instruction	A31-A24	A23-A16	A15-A8	A7-A0
IN A, (n)	00000000	00000000	A7-A0	n
IN dst,(C)	BC31-B24	BC23-B16	BC15-B8	BC7-B0
INA(W) dst,(mn)	00000000	00000000	m	n
DDIR IB INA(W) dst,(Imn)	00000000		m	n
DDIR IW INA(W) dst,(klmn)	k		m	n
Block Input	BC31-B24	BC23-B16	BC15-B8	BC7-B0
OUT (n),A	00000000	00000000	A7-A0	n
OUT (C),dst	BC31-B24	BC23-B16	BC15-B8	BC7-B0
OUTA(W) (mn),dst	00000000	00000000	m	n
DDIR IB OUTA(W) (lmn),dst	00000000	I	m	n
DDIR IW OUTA(W) (klmn),dst	k		m	n
Block Output	BC31-B24	BC23-B16	BC15-B8	BC7-B0

#### 2.6. ON-CHIP I/O ADDRESS SPACE

The Z380 CPU has the on-chip I/O address space to control on-chip peripheral functions of the Superintegration™ version of the devices. A portion of its interrupt functions are also controlled by several on-chip registers, which occupy an on-chip I/O address space. This on-chip I/O address space can be accessed only with the following reserved on-chip I/O instructions which are identical to the Z180 original I/O instructions to access Page 0 I/O addressing area.

INO	$R_{,}(n)$	OTIM
IN0	(n)	OTIMR
OUT0	(n),R	OTDM
TSTIO	n	OTDMR

When one of these I/O instructions is executed, the Z380 MPU outputs the register address being accessed in a pseudo-transaction of two BUSCLK cycles duration, with the address signals A31-A8 at zero. In the pseudo-transactions, all bus control signals are at their inactive state.

The following four registers are assigned to this addressing space as a part of the Z380 CPU core:

Register Name	Internal I/O Address
Interrupt Enable Register	17H
Assigned Vector Base Register	18H
Trap and Break Register	19H
Chip Version ID Register	0FFH

The Chip Version ID register returns one byte data, which indicates the version of the CPU, or the specific implementation of the Z380 CPU based Superintegration device. Currently, the value 00H is assigned to the Z380 MPU, and other values are reserved.

For the other three registers, refer to Chapter 6, "Interrupts and Traps."

Also, the Z380 MPU has registers to control chip selects, refresh, waits, and I/O clock divide to Internal I/O address 00H to 10H. For these registers, refer to the Z380 MPU Product specification (DC-3003-01).

2-6 DC-8297-03

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com

#### USER'S MANUAL



# CHAPTER 2 ADDRESS SPACES

#### 2.1 INTRODUCTION

The Z380 CPU supports five address spaces corresponding to the different types of locations that can be addressed and the method by which the logical addresses are formed. These five address spaces are:

- **CPU Register Space.** This consists of all the register addresses in the CPU register file.
- CPU Control Register Space. This consists of the Select Register (SR).
- **Memory Address Space.** This consists of the addresses of all locations in the main memory.

- External I/O Address Space. This consists of all external I/O ports addresses through which peripheral devices are accessed.
- On-Chip I/O Address Space. This consists of all internal I/O port addresses through which peripheral devices are accessed. Also, this addressing space contains registers to control the functionality of the device, giving status information.

#### 2.2 CPU REGISTER SPACE

The Z380 register file is illustrated in Figure 2-1. Note that this figure shows the configuration of the register on the Z380 CPU, and the number of the register files may vary on future Superintegration devices. The Z380 CPU contains abundant register resources. At any given time, the program has immediate access to both primary and alternate registers in the selected register set. Changing register sets is a simple matter of an LDCTL instruction to program the Select Register (SR).

The CPU register file is divided into five groups of registers (an apostrophe indicates a register in the auxiliary registers).

- Four sets of Flag and Accumulator registers (F, A, F', A')
- Four sets of Primary and Working registers (B, C, D, E, H, L, B', C', D', E', H', L')

- Four sets of Index registers (IX, IY, IX', IY')
- Stack Pointer (SP)
- Program Counter, Interrupt register, Refresh register (PC, I, R)

Register addresses are either specified explicitly in the instruction or are implied by the semantics of the instruction.

# 2.2 CPU REGISTER SPACE (Continued)




Figure 2-1. Register File Organization (Z380 MPU)

2-2

# 2.2.1 Primary and Working Registers

The working register set is divided into two register files: the primary file and the alternate file (designated by prime (')). Each file contains an 8-bit accumulator (A), a Flag register (F), and six 8-bit general-purpose registers (B, C, D, E, H, and L) with their Extended registers. Only one file can be active at any given time, although data in the inactive file can still be accessed by using EX R, R' instructions for the byte-wide registers, EX RR, RR' instructions for register pairs (either in 16-bit or 32-bit wide depending on the LW status). Exchange instructions allow the programmer to exchange the active file with the inactive file. The EX AF, AF', EXX, or EXALL instructions changes the register files in use. Upon reset, the primary register file in register set 0 is active. Changing register sets is a simple matter of an LDCTL instruction to program SR.

The accumulator is the destination register for 8-bit arithmetic and logical operations. The six general-purpose registers can be paired (BC, DE, and HL), and are extended to 32 bits by the extension to the register (with suffix "z"; BCz/DEz/HLz), to form three 32-bit general-purpose registers. The HL register serves as the 16-bit or 32-bit accumulator for word operations. Access to the Extended portion of the registers is possible using the SWAP instruction or word Load instructions in Long Word operation mode.

The Flag register contains eight status flags. Four can be individually used for control of program branching, two are used to support decimal arithmetic, and two are reserved. These flags are set or reset by various CPU operations. For details on Flag operations, refer to Section 5.2, "Flag Register."

## 2.2.2. Index Registers

The four index registers, IX, IX', IY, and IY', are extended to 32 bits by the extension to the register (with suffix "z"; IXz/IYz), to form 32-bit index registers. To access the Extended portion of the registers use the SWAP instruction or word Load instructions in Long Word operation mode. These Index registers hold a 32-bit base address that is used in the Index addressing mode.

Only one register of each can be active at any given time, although data in the inactive file can still be accessed by using EX IX, IX' and EX IY, IY' (either in 16-bit or 32-bit wide depending on the LW bit status). Index registers can also function as general-purpose registers with the upper and lower bytes of the lower 16 bits being accessed individually. These byte registers are called IXU, IXU', IXL, and IXL'

for the IX and IX' registers, and IYU, IYU', IYL, and IYL' for the IY and IY' registers.

Selection of primary or auxiliary Index registers can be made by EXXX, EXXY, or EXALL instructions, or programming of SR. Upon reset, the primary registers in register set 0 is active. Changing register sets is a simple matter of an LDCTL instruction to program SR.

#### 2.2.3. Interrupt Register

The Interrupt register (I) is used in interrupt modes 2 and 3 for /INTO to generate a 32-bit indirect address to an interrupt service routine. The I register supplies the upper 24 or 16 bits of the indirect address and the interrupting peripheral supplies the lower eight or 16 bits. In Assigned Vectors mode for /INT3-/INT1, the upper 16 bits of the vector are supplied by the I register; bits 15-9 are supplied from the Assigned Vector Base register, and bits 8-0 are the assigned vector unique to each of /INT3-/INT1.

#### 2.2.4. Program Counter

The Program Counter (PC) is used to sequence through instructions in the currently executing program and to generate relative addresses. The PC contains the 32-bit address of the current instruction being fetched from memory. In Native mode, the PC is effectively only 16 bits long, since the upper word [PC31-PC16] of the PC is forced to zero, and when carried from bit 15 to bit 16 (Lower word [PC15-PC0] to Upper word [PC31-PC16]) are inhibited in this mode. In Extended mode, the PC is allowed to increment across all 32 bits.

# 2.2.5. R Register

The R register can be used as a general-purpose 8-bit read/write register. The R register is not associated with the refresh controller and its contents are changed only by the user.

#### 2.2.6. Stack Pointer

The Stack Pointer (SP) is used for saving information when an interrupt or trap occurs and for supporting subroutine calls and returns. Stack Pointer relative addressing allows parameter passing using the SP. The SP is 16 bits wide, but is extended by the SPz register to 32 bits wide.

## 2.2.6 Stack Pointer (Continued)

Increment/decrement of the Stack Pointer is affected by modes of operation (Native or Extended). In Native mode, the stack operates in modulo 2<sup>16</sup>, and in Extended mode, it operates in modulo 2<sup>32</sup>. For example, SP holds 0001FFFEH, and does the Word size Pop operation. After the operation,

SP holds 00010000H in Native mode, and 00020000H in Extended mode. In either case, SPz can be programmed to set Stack frame. This is done by the Load- to-Stack pointer instructions in Long Word mode.

#### 2.3. CPU CONTROL REGISTER SPACE

The CPU control register space consists of the 32-bit Select Register (SR). The SR may be accessed as a whole or the upper three bytes of the SR may be accessed individually as YSR, XSR, and DSR. In addition, these

upper three bytes can be loaded with the same byte value. The SR may also be PUSHed and POPed and is cleared to zeros on Reset. For details on this register, refer to Chapter 5.3, "Select Register."

#### 2.4 MEMORY ADDRESS SPACE

The memory address space can be viewed as a string of 4 Gbytes numbered consecutively in ascending order. The 8-bit byte is the basic addressable element in the Z380 MPU memory address space. However, there are other addressable data elements: bits, 2-byte words, byte strings, and 4-byte words.

The size of the data element being addressed depends on the instruction being executed as well as the Word/Long Word mode. A bit can be addressed by specifying a byte and a bit within that byte. Bits are numbered from right to left, with the least significant bit being 0, as illustrated in Figure 2-2.

The address of a multiple-byte entity is the same as the address of the byte with the lowest memory address in the entity. Multiple-byte entities can be stored beginning with

either even or odd memory addresses. A word (either 2-byte or 4-byte entity) is aligned if its address is even; otherwise it is unaligned. Multiple bus transactions, which may be required to access multiple-byte entities, can be minimized if alignment is maintained.


The format of multiple-byte data types is also shown in Figure 2-2. Note that when a word is stored in memory, the least significant byte precedes the more significant byte of the word, as in the Z80 CPU architecture. Also, the lower-addressed byte is present on the upper byte of the external data bus.

2-4 DC-8297-03


Bits within a byte:



16-bit word at address n:



32-bit word at address n:



Memory addresses:




Figure 2-2. Bit/Byte Ordering Conventions

#### 2.5. EXTERNAL I/O ADDRESS SPACE

External I/O address space is 4 Gbytes in size and External I/O addresses are generated by I/O instructions except those reserved for on-chip I/O address space accesses. It

can take a variety of forms, as shown in Table 2.1. An external I/O read or write is always one transaction, regardless of the bus size and the type of I/O instruction.

Table 2-1. I/O Addressing Options

	Address Bus			
I/O Instruction	A31-A24	A23-A16	A15-A8	A7-A0
IN A, (n)	00000000	00000000	A7-A0	n
IN dst,(C)	BC31-B24	BC23-B16	BC15-B8	BC7-B0
INA(W) dst,(mn)	00000000	00000000	m	n
DDIR IB INA(W) dst,(Imn)	00000000		m	n
DDIR IW INA(W) dst,(klmn)	k		m	n
Block Input	BC31-B24	BC23-B16	BC15-B8	BC7-B0
OUT (n),A	00000000	00000000	A7-A0	n
OUT (C),dst	BC31-B24	BC23-B16	BC15-B8	BC7-B0
OUTA(W) (mn),dst	00000000	00000000	m	n
DDIR IB OUTA(W) (lmn),dst	00000000	I	m	n
DDIR IW OUTA(W) (klmn),dst	k	I	m	n
Block Output	BC31-B24	BC23-B16	BC15-B8	BC7-B0

#### 2.6. ON-CHIP I/O ADDRESS SPACE

The Z380 CPU has the on-chip I/O address space to control on-chip peripheral functions of the Superintegration™ version of the devices. A portion of its interrupt functions are also controlled by several on-chip registers, which occupy an on-chip I/O address space. This on-chip I/O address space can be accessed only with the following reserved on-chip I/O instructions which are identical to the Z180 original I/O instructions to access Page 0 I/O addressing area.

INO	$R_{,}(n)$	OTIM
IN0	(n)	OTIMR
OUT0	(n),R	OTDM
TSTIO	n	OTDMR

When one of these I/O instructions is executed, the Z380 MPU outputs the register address being accessed in a pseudo-transaction of two BUSCLK cycles duration, with the address signals A31-A8 at zero. In the pseudo-transactions, all bus control signals are at their inactive state.

The following four registers are assigned to this addressing space as a part of the Z380 CPU core:

Register Name	Internal I/O Address
Interrupt Enable Register	17H
Assigned Vector Base Register	18H
Trap and Break Register	19H
Chip Version ID Register	0FFH

The Chip Version ID register returns one byte data, which indicates the version of the CPU, or the specific implementation of the Z380 CPU based Superintegration device. Currently, the value 00H is assigned to the Z380 MPU, and other values are reserved.

For the other three registers, refer to Chapter 6, "Interrupts and Traps."

Also, the Z380 MPU has registers to control chip selects, refresh, waits, and I/O clock divide to Internal I/O address 00H to 10H. For these registers, refer to the Z380 MPU Product specification (DC-3003-01).

2-6 DC-8297-03

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com





# CHAPTER 3

NATIVE EXTENDED MODE, WORD/LONG WORD MODE OF OPERATIONS AND DECODER DIRECTIONS

#### 3.1 INTRODUCTION

The Z380™ CPU architecture allows access to 4 Gbytes (2³²) of memory addressing space, and 4G locations of I/O. It offers 16/32-bit manipulation capability while maintaining object-code compatibility with the Z80 CPU. In order to implement these capabilities and new instruction sets, it has two modes of operation for address manipulation (Native or Extended mode), two modes of operation for data manipulation (Word or Long Word mode), and a special set of new Decoder Directives.

On Reset, the Z380 CPU defaults in Native mode and Word mode. In this condition, it behaves exactly the same as the Z80 CPU, even though it has access to the entire 4 Gbytes of memory for data access and 4G locations of I/O space,

access to the newly added registers which includes Extended registers and register banks, and the capability of executing all the Z380 instructions.

As described below, the Z380 CPU can be switched between Word mode and Long Word mode during operation through the SETC LW and RESC LW instructions, or Decoder Directives. The Native and Extended modes are a key exception— it defaults up in Native mode, and can be set to Extended mode by the instruction. Only Reset can return it to Native mode. Figure 3-1 illustrates the relationship between these modes of operation.




Figure 3-1. Z380™ CPU Operation Modes

For the instructions which work with the DDIR instructions, refer to Appendix D and E.

#### 3.2 DECODER DIRECTIVES

The Decoder Directive is not an instruction, but rather a directive to the instruction decoder. The instruction decoder may be directed to fetch an additional byte or word of immediate data or address with the instruction, as well as tagging the instruction for execution in either Word or Long Word mode. Since the Z80 CPU architecture's addressing convention in the memory is "least significant byte first, followed by more significant bytes," it is possible to have such instructions to direct the instruction decoder to fetch additional byte(s) of address information or immediate data to extend the instruction.

All eight combinations of the two options are supported, as shown below. Instructions which do not support decoder directives are assembled by the instruction decoder as if the decoder directive were not present.

DDIR W Word mode DDIR IB,W Immediate byte, Word mode Immediate Word, Word mode DDIR IW,W Immediate byte DDIR IB Long Word mode **DDIR LW** Immediate byte, Long Word mode DDIR IB,LW Immediate Word, Long Word DDIR IW,LW mode DDIR IW Immediate Word

The IB decoder directive causes the decoder to fetch an additional byte immediately after the existing immediate data or direct address, and in front of any trailing opcode bytes (with instructions starting with DD-CB or FD-CB, for example).

Likewise, the IW decoder directive causes the decoder to fetch an additional word immediately after the existing immediate data or direct address, and in front of any trailing opcode bytes.

Byte ordering within the instruction follows the usual convention; least significant byte first, followed by more significant bytes. More-significant immediate data or direct address bytes not specified in the instruction are read as all zeros by the processor.

The W decoder directive causes the instruction decoder to tag the instruction for execution in Word mode. This is useful while the Long Word (LW) bit in the Select Register (SR) is set, but 16-bit data manipulation is required for this instruction.

The LW decoder directive causes the instruction decoder to tag the instruction for execution in Long Word mode. This is useful while the LW bit in the SR is cleared, but 32-bit data manipulation is required for this instruction.

#### 3.3 NATIVE MODE AND EXTENDED MODE

The Z380 CPU can operate in either Native or Extended mode, as a way to manipulate addresses.

In Native mode (the Reset configuration), the Program Counter only increments across 16 bits, and all stack Push and Pop operations manipulate 16-bit quantities (two bytes). Thus, Native mode is fully compatible with the Z80 CPU's 64 Kbyte address space and programming model. The extended portion of the Program Counter (PC31-PC15) is forced to 0 and program address location next to 0000FFFFH is 00000000H in this mode. This means in Native mode, program have to reside within the first 64 Kbytes of the memory addressing space.

In Extended mode, however, the PC increments across all 32 bits and all stack Push and Pop operations manipulate 32-bit quantities. Thus, Extended mode allows access to the entire 4 Gbyte address space. In both Native and Extended modes, the Z380 CPU drives all 32 bits of the address onto the external address bus; only the PC increments and stack operations distinguish Native from Extended mode.

Note that regardless of Native or Extended mode, a 32-bit address is always used for the data access. Thus, for data reference, the complete 4 Gbytes of memory area may be accessed. For example:

uses the 32-bit address value stored in HL31-HL0 (HLz and HL) as a source location address. However, on Reset, the HL31-HL16 portion (HLz) initializes to 00H. Unless HLz is modified to other than 00H, operation of this instruction is identical to the one with the Z80 CPU. Modifying the extended portion of the register is done either by using a 32-bit load instruction (in Long Word mode, or with DDIR LW instructions), or using a 16-bit load instruction with SWAP instructions.

3-2 DC-8297-03

The Z380 CPU implements one instruction to switch to Extended mode from Native mode; SETC XM (set Extended mode) places the Z380 CPU in Extended mode.

Once in Extended mode, only Reset can return it to Native mode. On Reset, the Z380 is in Native mode. Refer to Sections 4 and 5 for more examples.

#### 3.4 WORD AND LONG WORD MODE OF OPERATION

The Z380 CPU can operate in either Word or Long Word mode. In Word mode (the Reset configuration), all word operations manipulate 16-bit quantities, and are compatible with the Z80 CPU 16-bit operations. In the Long Word mode, all word operations can manipulate 32-bit quantities. Note that the Native/Extended and Word/Long Word selections are independent of one another, as Word/Long Word pertains to data and operand address manipulation only. The Z380 CPU implements two instructions and two decoder directives to allow switching between these two modes; SETC LW (Set Long Word) and RESC LW (Reset Long Word) perform a global switch, while DDIR LW and DDIR W are decoder directives that select a particular mode only for the instruction that they precede.

#### **Examples:**

1. Effect of Word mode and Long Word mode

DDIR W LD BC, (HL)

Loads BC15-BC0 from the location (HL) and (HL+1), and BCz (BC31-BC16) remains unchanged.

DDIR LW LD BC, (HL)

Loads BC31-BC0 from the locations (HL) to (HL+3).

Immediate data load with DDIR instructions

DDIR IW,LW LD HL,12345678H Loads 12345678H into HL31-HL0.

DDIR IB,LW LD HL,123456H

Loads 00123456H into HL31-HL0. 00H is appended as the Most significant byte as HL31-HL24.

DDIR LW LD HL,1234H

Loads 00001234H into HL31-HL0. 0000H is appended as the HL31-HL16 portion.

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com

#### USFR'S MANUAL



# CHAPTER 4

# ADDRESSING MODES AND DATA TYPES

#### 4.1 INSTRUCTION

An instruction is a consecutive list of one or more bytes in memory. Most instructions act upon some data; the term operand refers to the data to be operated upon. For Z380™ CPU instructions, operands can reside in CPU registers, memory locations, or I/O ports (internal or external). The method used to designate the location of the operands for

an instruction are called addressing modes. The Z380 CPU supports seven addressing modes; Register, Immediate, Indirect Register, Direct Address, Indexed, Program Counter Relative Address, and Stack Pointer Relative. A wide variety of data types can be accessed using these addressing modes.

#### 4.2 ADDRESSING MODE DESCRIPTIONS

The following pages contain descriptions of the addressing modes for the Z380 CPU. Each description explains how the operand's location is calculated, indicates which address spaces can be accessed with that particular addressing mode, and gives an example of an instruction using that mode, illustrating the assembly language format for the addressing modes.

# 4.2.1 Register (R, RX)

When this addressing mode is used, the instruction processes data taken from one of the 8-bit registers A, B, C, D, E, H, L, IXU, IXL, IYU, IYL, one of the 16-bit registers BC, DE, HL, IX, IY, SP, or one of the special byte registers I or R.

Storing data in a register allows shorter instructions and faster execution that occur with instructions that access memory.

Instruction

OPERATION REGISTER → OPERAND

The operand value is the contents of the register.

The operand is always in the register address space. The register length (byte or word) is specified by the instruction opcode. In the case of Long Word register operation, it is specified either through the SETC LW instruction or the DDIR LW decoder directive.

#### **Example of R mode:**

#### 1. Load register in Word mode.

DDIR W ;Next instruction in Word mode LD BC,HL ;Load the contents of HL into BC

	<b>BCz</b>	BC	<u>HLz</u>	<u>HL</u>
Before instruction				
execution	1234	5678	9ABC	DEF0
After instruction				
execution	1234	DEF0	9ABC	DEF0

#### 2. Load register in Long Word mode.

DDIR LW ;Next instruction in Long Word mode LD BC,HL ;Load the contents of HL into BC

	<u>BCz</u>	<u>BC</u>	<u>HLz</u>	<u>HL</u>
Before instruction				
execution	1234	5678	9ABC	DEF0
After instruction				
execution	9ABC	DEF0	9ABC	DEF0

# 4.2.2 Immediate (IM)

When the Immediate addressing mode is used, the data processed is in the instruction.

The Immediate addressing mode is the only mode that does not indicate a register or memory address as the source operand.

# 4.2.2 Immediate (IM) (Continued)

Instruction OPERATION OPERAND

The operand value is in the instruction

Immediate mode is often used to initialize registers. Also, this addressing mode is affected by the DDIR Immediate Data Directives to expand the immediate value to 24 bits or 32 bits.

# Example of IM mode:

1. Load immediate value into accumulator

LD A,55H; Load hex 55 into the accumulator.

Α

Before instruction execution 12
After instruction execution 55

# 2. Load 24-bit immediate value into H register

DDIR IB, LW ;next instruction is in Long Word

mode, with ;an additional

immediate data

LD HL, 123456H ;load HLz, and HL with constant

123456H

This case, the Z380 CPU appends 00H as a MSB byte.

	<u>HLz</u>	<u>HL</u>
Before instruction execution	0987	6543
After instruction execution	<u>00</u> 12	3456

# 4.2.3 Indirect Register (IR)

In Indirect Register addressing mode, the register specified in the instruction holds the address of the operand.

The data to be processed is in the location specified by the BC, DE, or HL register (depending on the instruction) for memory accesses, or C register for I/O.

Memory or

Instruction OPERATION

REGISTER

\_

Register Address

,

I/O Port OPERAND

The operand value is the contents of the location whose address is in the register.

Depending on the instruction, the operand specified by IR mode is located in either the I/O address space (I/O instruction) or memory address space (all other instructions).

Indirect Register mode can save space and reduce execution time when consecutive locations are referenced or one location is repeatedly accessed. This mode can also be used to simulate more complex addressing modes, since addresses can be computed before data is accessed.

The address in this mode is always treated as a 32-bit mode. After reset, the contents of the extend registers (registers with "z" suffix) are initialized as 0's; hence, these instructions will be executed just as for the Z80/Z180.

#### Example of IR mode:

 Load accumulator from the contents of memory pointed by (HL)

LD A, (HL) ;Load the accumulator with the data ;addressed by the contents of HL

	A	HLz,I	HL_
Before instruction execution  After instruction	0F	1234	5678
execution	0B	1234	5678
Memory location	1234	5678	0B

4-2 DC-8297-03

# 4.2.4 Direct Address (DA)

When Direct Address mode is used, the data processed is at the location whose memory or I/O port address is in the instruction.

 $\begin{array}{ll} \text{Instruction} & \text{Memory or} \\ \text{OPERATION} & \text{I/O Port} \\ \text{ADDRESS} & \rightarrow & \text{OPERAND} \end{array}$ 

The operand value is the contents of the location whose address is in the instruction.

Depending on the instruction, the operand specified by DA mode is either in the I/O address space (I/O instruction) or memory address space (all other instructions).

This mode is also used by Jump and Call instructions to specify the address of the next instruction to be executed. (The address serves as an immediate value that is loaded into the program counter.)

Also, DDIR Immediate Data Directives are used to expand the direct address to 24 or 32 bits. Operand width is affected by LW bit status for the load and exchange instructions.

#### **Example of DA mode:**

#### 1. Load BC register from memory location 00005E22H in Word mode

LD BC, (5E22H) ;Load BC with the data in address

;00005E22H

Before instruction execution 1234
After instruction execution 0301

Memory location 00005E22 01 00005E23 03

## 2. Load BC register from memory location 12345E22H in Word mode

DDIR IW ;extend direct address by one word LD BC, (12345E22H) ;Load BC with the data in address

;12345E22H

Before instruction execution 1234
After instruction execution 0301

Memory location 12345E22 01 12345E23 03

#### 3. Load BC register from memory location 12345E22H in Long Word mode

DDIR IW,LW ;extend direct address by one word,

;and operation in Long Word

LD BC, (12345E22H) ;Load BC with the data in address

:12345E22H

Before instruction execution After instruction execution	<b>BCz</b> 1234 0705	<b>BC</b> 5678 0301	
Memory location	12345		01
	12345	E23	03
	12345	E24	05
	12345	E25	07

# 4.2.5 Indexed (X)

When the Indexed addressing mode is used, the data processed is at the location whose address is the contents of IX or IY in use, offset by an 8-bit signed displacement in the instruction.

The Indexed address is computed by adding the 8-bit two's complement signed displacement specified in the instruction to the contents of the IX or IY register in use, also specified by the instruction. Indexed addressing allows random access to tables or other complex data structures where the address of the base of the table is known, but the particular element index must be computed by the program.

The offset portion can be expanded to 16 or 24 bits, instead of eight bits by using DDIR Immediate Data Directives (DDIR IB for 16-bit offset, DDIR IW for 24-bit offset).

Note that computation of the effective address is affected by the operation mode (Native or Extended). In Native mode, address computation is done in modulo  $2^{16}$ , and in Extended mode, address computation is done in modulo  $2^{32}$ .

Instruction			REGISTER	MEMORY
OPERATION REGISTER $\rightarrow$	<b>ADDRESS</b>	$\rightarrow$ +	OPERAND	
DISPLACEMENT				$\uparrow$

#### **Example of X mode:**

# 1. Load accumulator from location (IX-1) in Native mode

LD A, (IX-1) ;Load into the accumulator the ;contents of the memory location

;contents of the memory location ;whose address is one less than

;the contents of IX

;Assume it is in Native mode

	A	<u>IXz</u>	<u>IX</u>
Before instruction execution	01	0001	0000
After instruction execution	23	0001	0000
Memory location	0001FFFF	23	

Address calculation: In Native mode, 0FFH encoding in the instruction is sign extended to a 16-bit value before the address calculation, but calculation is done in modulo  $2^{16}$  and does not take into account the index register's extended portion.

0000 + <u>FFFF</u> FFFF

4-4 DC-8297-03

#### 2. Load accumulator from location (IX-1) in Extended mode

SETC XM ;Set Extended mode

LD A, (IX-1) ;Load into the accumulator the

contents of the memory location; whose address is one less than

;the contents of IX

AIXzIXBefore instruction execution0100010000After instruction execution2300010000

Memory location 0000FFFF 23

Address calculation: In Extended mode, 0FFH encoding in the instruction is sign extended to a 32-bit value before the address calculation, but calculation is done in modulo  $2^{32}$  and takes into account the index register's extended portion.

00010000 + <u>FFFFFFF</u> 0000FFFF

Note that computation of the effective address is affected

by the mode of operation (Native or Extended). In Native

mode, address computation is done in modulo 216, and the

PC Extend (PC31-PC16) is forced to 0 and will not affect

this portion. In Extended mode, address computation is done is modulo  $2^{32}$ , and will affect the contents of PC

extend if there is a carry or borrow operation.

# 4.2.6 Program Counter Relative Mode (RA)

The Program Counter Relative Addressing mode is used by certain program control instructions to specify the address of the next instruction to be executed (specifically, the sum of the Program Counter value and the displacement value is loaded into the Program Counter). Relative addressing allows reference forward or backward from the current Program Counter value; it is used for program control instructions such as Jumps and Calls that access constants in the memory.

As a displacement, an 8-bit, 16-bit, or 24-bit value can be used. The address to be loaded into the Program Counter is computed by adding the two's complement signed displacement specified in the instruction to the current Program Counter.

Also, in Native mode,

 $\begin{array}{cccc} \text{Instruction} & \text{PC} & \text{MEMORY} \\ \text{OPERATION} & \text{ADDRESS} & \rightarrow + & \text{OPERAND} \\ \text{DISPLACEMENT} & - \uparrow & \end{array}$ 

#### Example of RA mode:

#### Jump relative in Native mode, 8-bit displacement

JR \$-2 ;Jumps to the location

;(Current PC value) - 2

;'\$' represents for current PC value

;This instruction jumps to itself.

;since after the execution of this instruction,

;PC points to the next instruction.

DC-8297-03

4-5

# 4.2.6 Program Counter Relative Mode (RA) (Continued)

	<b>PCz</b>	PC
Before instruction execution	0000	1000
After instruction execution	0000	OFFE

Address calculation: In Native mode, –2 is encoded as 0FEH in the instruction, and it is sign extended to a 16-bit value before added to the Program Counter. Calculation is done in modulo 2<sup>16</sup> and does not affect the Extended portion of the Program Counter.

1000 + <u>FFFE</u> FFFE

#### 2. Jump relative in Extended mode, 16-bit displacement

SETC XM ;Put it in Extended mode of operation

JR \$-5000H ;Jumps to the location

;(Current PC value) – 5000H ;\$ stands for current PC value ;This instruction jumps to itself.

	<u>PCz</u>	<u>PC</u>
Before instruction execution	1959	0807
After instruction execution	1958	B80B

Address calculation: Since this is a 4-byte instruction, the PC value after fetch but before jump taking place is:

19590807 + <u>00000004</u> 1959080B

The displacement portion, –5000H, is sign extended to a 32-bit value before being added to the Program Counter. Calculation is done in modulo 2<sup>32</sup> and affects the Extended portion of the Program Counter.

1959080B - <u>FFFFB000</u> 1958B80B

4-6 DC-8297-03

# 4.2.7 Stack Pointer Relative Mode (SR)

For Stack Pointer Relative addressing mode, the data processed is at the location whose address is the contents of the Stack Pointer, offset by an 8-bit displacement in the instruction.

The Stack Pointer Relative address is computed by adding the 8-bit two's complement signed displacement specified in the instruction to the contents of the SP, also specified by the instruction. Stack Pointer Relative addressing mode is used to specify data items to be found in the stack, such as parameters passed to procedures.

Offset portion can be expanded to 16 or 24 bits by using DDIR immediate instructions (DDIR IB for a 16-bit offset, DDIR IW for a 24-bit offset).

SP

Note that computation of the effective address is affected by the operation mode (Native or Extended). In Native mode, address computation is done in modulo 2<sup>16</sup>, meaning computation is done in 16-bit and does not affect upper half of the SP portion for calculation (wrap around within the 16-bit). In Extended mode, address computation is done in modulo 2<sup>32</sup>.

Also, the size of the data transfer is affected by the LW mode bit. In Word mode, transfer is done in 16 bits, and in Long Word mode, transfer is done in 32 bits.

Instruction

OPERATION ADDRESS
DISPLACEMENT

S \_\_\_

MEMORY OPERAND

## **Example of SR mode:**

#### 1. Load HL from location (SP - 4) in Native mode, Word mode

LD HL, (SP-4) :Load into the HL from the

contents of the memory location

;whose address is four less than

the contents of SP.

;Assume it is in Native/Word mode.

	<u>HLz</u>	<u>HL</u>	<u>SPz</u>	SP
Before instruction execution	1234	5678	07FF	7F00
After instruction execution	EFCD	AB89	07FF	7F00
Memory location	07FF7E		89 AB	

Address calculation: In Native mode, FCH (-4 in Decimal) encoding in the instruction is sign extended to a 16-bit value before the address calculation. Calculation is done in modulo 2<sup>16</sup> and does not take into account the Stack Pointer's extended portion.

# 4.2.7 Stack Pointer Relative Mode (SR) (Continued)

#### 2. Load HL from location (SP - 4) in Extended mode, Long Word mode

SETC XM ;In Extended mode

DDIR LW ;operate next instruction in Long Word mode

LD HL, (SP-4) ;Load into the HL from the

contents of the memory location; whose address is four less than

;the contents of SP.

	<b>HLz</b>	HL	SPz	SP
Before instruction execution	1234	5678	07FF	7F00
After instruction execution	EFCD	AB89	07FF	7F00

Memory location 07FF7EFC 89 07FF7EFD AB 07FF7EFE CD

07FF7EFE CD 07FF7EFF EF

Address calculation: In Extended mode, FCH (-4 in Decimal) encoding in the instruction is sign extended to a 32-bit value before the address calculation, and calculation is done in modulo  $2^{32}$ .

07FF7F00 + <u>FFFFFFFC</u> 07FF7EFC

#### 3. Load HL from location (SP + 10000H) in Extended mode, Long Word mode

SETC XM ;In Extended mode,

DDIR IW,LW ;operate next instruction in Long Word mode

;with a word immediate data.

LD HL, (SP+10000) ;Load into the HL from the

contents of the memory location whose address is 10000H more than

the contents of SP.

	HLz	HL	<u>SPz</u>	SP
Before instruction execution	1234	5678	07FF	7F00
After instruction execution	EFCD	AB89	07FF	7F00

Memory location 08007F00 89 08007F01 AB 08007F02 CD 08007F03 EF

Address calculation: In Extended mode, 010000H encoding in the instruction is sign extended to a 32-bit value before the address calculation, and calculation is done in modulo 2<sup>32</sup>.

07FF7F00 + <u>00010000</u> 08007F00

4-8 DC-8297-03

#### 4.3 DATA TYPES

The Z380 CPU can operate on bits, binary-coded decimal (BCD) digits (four bits), bytes (eight bits), words (16 bits or 32 bits), byte strings, and word strings. Bits in registers can be set, cleared, and tested.

The basic data type is a byte, which is also the basic accessible element in the register, memory, and I/O address space. The 8-bit load, arithmetic, logical, shift, and rotate instructions operate on bytes in registers or memory. Bytes can be treated as logical, signed numeric, or unsigned numeric value.

Words are operated on in a similar manner by the word load, arithmetic, logical, and shift and rotate instructions.

Operation on 2-byte words is also supported. Sixteen-bit load and arithmetic instructions operate on words in registers or memory; words can be treated as signed or unsigned numeric values. I/O reads and writes can be 8-bit or 16-bit operations. Also, the Z380 CPU architecture supports operation in Long Word mode to handle a 32-bit address manipulation. For that purpose, 16-bit wide registers originally on the Z80 have been expanded to 32 bits wide, along with the support of the arithmetic instruction needed for a 32-bit address manipulation.

Bits are fully supported and addressed by number within a byte (see Figure 2-2). Bits within byte registers or memory locations can be tested, set, or cleared. Operation on binary-coded decimal (BCD) digits are supported by Decimal Adjust Accumulator (DAA) and Rotate Digit (RLD and RRD) instructions. BCD digits are stored in byte registers or memory locations, two per byte. The DAA instruction is used after a binary addition or subtraction of BCD numbers. Rotate Digit instructions are used to shift BCD digit strings in memory.

Strings of up to 65536 (64K) bytes of Byte data or Word data can be manipulated by the Z380 CPU's block move, block search, and block I/O instructions. The block move instructions allow strings of bytes/words in memory to be moved from one location to another. Block search instructions provide for scanning strings of bytes/words in memory to locate a particular value. Block I/O instructions allow strings of bytes or words to be transferred between memory and a peripheral device.

Arrays are supported by Indexed mode (with 8-bit, 16-bit, or 24-bit displacement). Stack is supported by the Indexed and the Stack Pointer Relative addressing modes, and by special instructions such as Call, Return, Push, and Pop.

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com



# CHAPTER 5 INSTRUCTION SET

#### **5.1 INTRODUCTION**

The Z380™ CPU instruction set is a superset of the Z80 CPU and the Z180 MPU; the Z380 CPU is opcode compatible with the Z80 CPU/Z180 MPU. Thus, a Z80/Z180 program can be executed on a Z380 CPU without modification. The instruction set is divided into 12 groups by function:

- 8-Bit Load/Exchange Group
- 16/32-Bit Load, Exchange, SWAP and Push/Pop Group
- Block Transfers, and Search Group
- 8-Bit Arithmetic and Logic Operations
- 16/32-Bit Arithmetic Operations
- 8-Bit Bit Manipulation, Rotate and Shift Group
- 16-Bit Rotates and Shifts

- Program Control Group
- Input and Output Operations for External I/O Space
- Input and Output Operations for Internal I/O Space
- CPU Control Group
- Decoder Directives

This chapter describes the instruction set of the Z380 CPU. Flags and condition codes are discussed in relation to the instruction set. Then, the interpretability of instructions and trap are discussed. The last part of this chapter is a detailed description of each instruction, listed in alphabetical order by mnemonic. This section is intended as a reference for Z380 CPU programmers. The entry for each instruction contains a complete description of the instruction, including addressing modes, assembly language mnemonics, and instruction opcode formats.

#### 5.2 PROCESSOR FLAGS

The Flag register contains six bits of status information that are set or cleared by CPU operations (Figure 5-1). Four of these bits are testable (C, P/V, Z, and S) for use with conditional jump, call, or return instructions. Two flags are not testable (H and N) and are used for binary-coded decimal (BCD) arithmetic.




Figure 5-1. Flag Register

The Flag register provides a link between sequentially executed instructions, in that the result of executing one instruction may alter the flags, and the resulting value of the flags can be used to determine the operation of a subsequent instruction. The program control instructions, whose operation depends on the state of the flags, are the Jump, Jump Relative, subroutine Call, Call Relative, and subroutine Return instructions; these instructions are referred to as conditional instructions.

# 5.2.1 Carry Flag (C)

The Carry flag is set or cleared depending on the operation being performed. For add instructions that generate a carry and subtract instruction generating a borrow, the Carry flag is set to 1. The Carry flag is cleared to 0 by an add that does not generate a carry or a subtract that generates no borrow. This saved carry facilitates software routines for extended precision arithmetic. The multiply instructions use the Carry flag to signal information about the precision of the result. Also, the Decimal Adjust Accumulator (DAA) instruction leaves the Carry flag set to 1 if a carry occurs when adding BCD quantities.

For rotate instructions, the Carry flag is used as a link between the least significant and most significant bits for any register or memory location. During shift instructions, the Carry flag contains the last value shifted out of any register or memory location. For logical instructions the Carry flag is cleared. The Carry flag can also be set and complemented with explicit instructions.

#### 5.2.2 Add/Subtract Flag (N)

The Add/Subtract flag is used for BCD arithmetic. Since the algorithm for correcting BCD operations is different for addition and subtraction, this flag is used to record when an add or subtract was last executed, allowing a subsequent Decimal Adjust Accumulator instruction to perform correctly. See the discussion of the DAA instruction for further information.

# 5.2.3 Parity/Overflow Flag (P/V)

This flag is set to a particular state depending on the operation being performed.

For signed arithmetic, this flag, when set to 1, indicates that the result of an operation on two's complement numbers has exceeded the largest number, or less than the smallest number, that can be represented using two's complement notation. This overflow condition can be determined by examining the sign bits of the operands and the result.

The P/V flag is also used with logical operations and rotate instructions to indicate the parity of the result. The of bits set to 1 in a byte are counted. If the total is odd, this flag is reset indicates odd parity (P = 0). If the total is even, this flag is set indicates even parity (P = 1).

During block search and block transfer instructions, the P/V flag monitors the state of the Byte Count register (BC). When decrementing the byte counter results in a zero value, the flag is cleared to 0; otherwise the flag is set to 1.

During Load Accumulator with I or R register instruction, the P/V flag is loaded with the IEF2 flag. For details on this topic, refer to Chapter 6, "Interrupts and Traps."

When a byte is inputted to a register from an I/O device addressed by the C register, the flag is adjusted to indicate the parity of the data.

## 5.2.4 Half-Carry Flag (H)

The Half-Carry flag (H) is set to 1 or cleared to 0 depending on the carry and borrow status between bits 3 and 4 of an 8-bit arithmetic operation and between bits 11 and 12 of a 16-bit arithmetic operation. This flag is used by the Decimal Adjust Accumulator instruction to correct the result of an addition or subtraction operation on packed BCD data.

# 5.2.5 Zero Flag (Z)

The Zero flag (Z) is set to 1 if the result generated by the execution of certain instruction is a zero.

For arithmetic and logical operations, the Zero flag is set to 1 if the result is zero. If the result is not zero, the Zero flag is cleared to 0.

For block search instructions, the Zero flag is set to 1 if a comparison is found between the value in the Accumulator and the memory location pointed to by the contents of the register pair HL.

When testing a bit in a register or memory location, the Zero flag contains the complemented state of the tested bit (i.e., the Zero flag is set to 1 if the tested bit is a 0, and viceversa).

For block I/O instructions, if the result of decrements B is zero, the Zero flag is set to 1; otherwise, it is cleared to 0. Also, for byte inputs to registers from I/O devices addressed by the C register, the Zero flag is set to 1 to indicate a zero byte input.

# 5.2.6 Sign Flag (S)

The Sign flag (S) stores the state of the most significant bit of the result. When the Z380 CPU performs arithmetic operation on signed numbers, binary two's complement notation is used to represent and process numeric information. A positive number is identified by a 0 in the most significant bit. A negative number is identified by a 1 in the most significant bit.

When inputting a byte from an I/O device addressed by the C register to a CPU register, the Sign flag indicates either positive (S=0) or negative (S=1) data.

#### 5.2.7 Condition Codes

The Carry, Zero, Sign, and Parity/Overflow flags are used to control the operation of the conditional instructions. The operation of these instructions is a function of the state of one of the flags. Special mnemonics called condition codes are used to specify the flag setting to be tested during execution of a conditional instruction; the condition codes are encoded into a 3-bit field in the instruction opcode itself.

Table 5-1 lists the condition code mnemonic, the flag setting it represents, and the binary encoding for each condition code.

Table 5-1. Condition codes

Condition Cod	es for Jump, Call, and R	eturn Instructions		
Mnemonic	Meaning	Flag Setting	Binary Code	
NZ	Not Zero*	Z = 0	000	
Z	Zero*	Z = 1	001	
NC	No Carry*	C = 0	010	
С	Carry*	C = 1	011	
NV	No Overflow	V = 0	100	
PO	Parity Odd	V = 0	100	
V	Overflow	V = 1	101	
PE	Parity Even	V = 1	101	
NS	No Sign	S = 0	110	
Р	Plus	S = 0	110	
S	Sign	S = 1	111	
M	Minus	S = 1	111	

<sup>\*</sup>Abbreviated set

<b>Condition Code</b>	es for Jump Relative a	and Call Relative Instructio	ns	
Mnemonic	Meaning	Flag Setting	Binary Code	
NZ	Not Zero	Z = 0	100	
Z	Zero	Z = 1	101	
NC	No Carry	C = 0	110	
С	Carry	C = 1	111	

#### 5.3 SELECT REGISTER

The Select Register (SR) controls the register set selection and the operating modes of the Z380 CPU. The reserved bits in the SR are for future expansion; they will always read as zeros and should be written with zeros for future

compatibility. Access to this register is done by using the newly added LDCTL instruction. Also, some of the instructions like EXX, IM p, and DI/EI change the bit(s). The SR was shown in Figure 5-2.




Figure 5-2. Select Register

#### 5.3.1. IY Bank Select (IYBANK)

This 2-bit field selects the register set to be used for the IY and IY' registers. This field can be set independently of the register set selection for the other Z380 CPU registers. Reset selects Bank 0 for IY and IY'.

#### 5.3.2. IY or IY' Register Select (IY')

This bit controls and reports whether IY or IY' is the currently active register. IY is selected when this bit is cleared, and IY' is selected when this bit is set. Reset clears this bit, selecting IY.

#### 5.3.3. IX Bank Select (IXBANK)

This 2-bit field selects the register set to be used for the IX and IX' registers. This field can be set independently of the register set selection for the other Z380 CPU registers. Reset selects Bank 0 for IX and IX'.

#### 5.3.4. IX or IX' Register Select (IX')

This bit controls and reports whether IX or IX' is the currently active register. IX is selected when this bit is cleared, and IX' is selected when this bit is set. Reset clears this bit, selecting IX.

#### 5.3.5. Main Bank Select (MAINBANK)

This 2-bit field selects the register set to be used for the A, F, BC, DE, HL, A', F', BC', DE', and HL' registers. This field can be set independently of the register set selection for the other Z380 CPU registers. Reset selects Bank 0 for these registers.

### 5.3.6. BC/DE/HL or BC'/DE'/HL' Register Select (ALT)

This bit controls and reports whether BC/DE/HL or BC'/DE'/HL' is the currently active bank of registers. BC/DE/HL is selected when this bit is cleared, and BC'/DE'/HL' is selected when this bit is set. Reset clears this bit, selecting BC/DE/HL.

#### 5.3.7. Extended Mode (XM)

This bit controls the Extended/Native mode selection for the Z380 CPU. This bit is set by the SETC XM instruction. This bit can not be reset by software, only by Reset. When this bit is set, the Z380 CPU is in Extended mode. Reset clears this bit, and the Z380 CPU is in Native mode.

5-4 DC-8297-03

#### 5.3.8. Long Word Mode (LW)

This bit controls the Long Word/Word mode selection for the Z380 CPU. This bit is set by the SETC LW instruction and cleared by the RESC LW instruction. When this bit is set, the Z380 CPU is in Long Word mode; when this bit is cleared the Z380 CPU is in Word mode. Reset clears this bit. Note that individual Word load and exchange instructions may be executed in either Word or Long Word mode using the DDIR W and DDIR LW decoder directives.

#### 5.3.9. Interrupt Enable Flag (IEF)

This bit is the master Interrupt Enable for the Z380 CPU. This bit is set by the EI instruction and cleared by the DI instruction, or on acknowledgment of an interrupt request. When this bit is set, interrupts are enabled; when this bit is cleared, interrupts are disabled. Reset clears this bit.

#### 5.3.10. Interrupt Mode (IM)

This 2-bit field controls the interrupt mode for the /INT0 interrupt request. These bits are controlled by the IM instructions (00 = IM 0, 01 = IM 1, 10 = IM 2, 11 = IM 3). Reset clears both of these bits, selecting Interrupt Mode 0.

#### 5.3.11. Lock (LCK)

This bit controls the Lock/Unlock status of the Z380 CPU. This bit is set by the SETC LCK instruction and cleared by the RESC LCK instruction. When this bit is set, no bus requests will be accepted, providing exclusive access to the bus by the Z380 CPU. When this bit is cleared, the Z380 CPU will grant bus requests in the normal fashion. Reset clears this bit.

#### 5.3.12. AF or AF' Register Select (AF')

This bit controls and reports whether AF or AF' is the currently active pair of registers. AF is selected when this bit is cleared, and AF' is selected when this bit is set. Reset clears this bit, selecting AF.

#### 5.4 INSTRUCTION EXECUTION AND EXCEPTIONS

Three types of exception conditions—interrupts, trap, and Reset—can alter the normal flow of program execution. Interrupts are asynchronous events generated by a device external to the CPU; peripheral devices use interrupts to request service from the CPU. Trap is a synchronous event generated internally in the CPU by executing undefined instructions. Reset is an asynchronous event generated by outside circuits. It terminates all current activities and puts the CPU into a known state. Interrupts and Traps are discussed in detail in Chapter 6, and Reset is discussed in detail in Chapter 7. This section examines the relationship between instructions and the exception conditions.

#### 5.4.1 Instruction Execution and Interrupts

When the CPU receives an interrupt request, and it is enabled for interrupts of that class, the interrupt is normally processed at the end of the current instruction. However, the block transfer and search instructions are designed to be interruptible so as to minimize the length of time it takes the CPU to respond to an interrupt. If an interrupt request is received during a block move, block search, or block I/O instruction, the instruction is suspended after the current iteration. The address of the instruction itself, rather than the address of the following instruction, is saved on the stack, so that the same instruction is executed again when the interrupt handler executes an interrupt return

instruction. The contents of the repetition counter and the registers that index into the block operands are such that, after each iteration, when the instruction is reissued upon returning from an interrupt, the effect is the same as if the instruction were not interrupted. This assumes, of course, that the interrupt handler preserves the registers.

#### 5.4.2 Instruction Execution and Trap

The Z380 MPU generates a Trap when an undefined opcode is encountered. The action of the CPU in response to Trap is to jump to address 00000000H with the status bit(s) set. This response is similar to the Z180 MPU's action on execution of an undefined instruction. The Trap is enabled immediately after reset, and it is not maskable. This feature can be used to increase software reliability or to implement "extended" instructions. An undefined opcode can be fetched from the instruction stream, or it can be returned as a vector in an interrupt acknowledge transaction in Interrupt mode 0.

Since it jumps to address 00000000H, it is necessary to have a Trap handling routine at the beginning of the program if processing is to proceed. Otherwise, it behaves just like a reset for the CPU. For a detailed description, refer to Chapter 6.

#### 5.5 INSTRUCTION SET FUNCTIONAL GROUPS

This section presents an overview of the Z380 instruction set, arranged by functional groups. (See Section 5.5 for an explanation of the notation used in Tables 5-2 through 5-11).

#### 5.5.1 8-Bit Load/Exchange Group

This group of instructions (Table 5-2) includes load instructions for transferring data between byte registers, transferring data between a byte register and memory, and loading immediate data into byte register or memory. For the supported source/destination combinations, refer to Table 5-3.

An Exchange instruction is available for swapping the contents of the accumulator with another register or with memory, as well as between registers. Also, exchange instructions are available which swap the contents of the register in the primary register bank and auxiliary register bank.

The instruction in this group does not affect the flags.

Table 5-2. 8-Bit Load Group Instructions

Instruction Name	Format	Note
Exchange with Accumulator	EX A,r EX A,(HL)	
Exchange r and r'	EX r,r'	r=A, B, C, D, E, H or L
Load Accumulator	LD A,src	See Table 5-3
	LD dst,A	See Table 5-3
Load Immediate	LD dst,n	See Table 5-3
	LD (HL),n	See Table 5-3
Load Register (Byte)	LD R,src	See Table 5-3
	LD R,(HL)	See Table 5-3
	LD dst,R	See Table 5-3
	LD (HL),R	See Table 5-3

Table 5-3. 8-Bit Load Group Allowed Source/Destination Combinations

Dist.	Α	В	С	D	Ε	Н	L	IXH	IXL	IYH	IYL	n	(nn)	(BC)	(DE)	(HL)	(IX+d)	(IY+d)
A	<b>√</b>	√	<b>√</b>	V	V	<b>V</b>	<b>√</b>	<b>√</b>	<b>√</b>	√	√	√	<b>√</b>	<b>√</b>	<b>√</b>	<b>√</b>		√
В		$\sqrt{}$	$\sqrt{}$		$\sqrt{}$			$\sqrt{}$		$\checkmark$	$\sqrt{}$					$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
С	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$		$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$					$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
D		$\checkmark$	$\sqrt{}$			$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\checkmark$	$\checkmark$				$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
E	V	V	V	V	V	V	V	V	V	V						V	<b>√</b>	√
Н					$\sqrt{}$											$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
L	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$							$\sqrt{}$				$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
IXH		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$			$\sqrt{}$	$\sqrt{}$			$\sqrt{}$						
IXL	V	V	V					V	V									
ΙΥΗ					$\sqrt{}$					$\checkmark$	$\checkmark$							
IYL	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$					$\checkmark$	$\sqrt{}$							
(BC)																		
(DE)	V																	
(HL)					$\sqrt{}$		$\sqrt{}$											
(nn)																		
(IX+d)	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$					$\sqrt{}$						
(IY+d)		$\sqrt{}$																

**Note:**  $\sqrt{ }$  are supported combinations.

### 5.5.2 16-Bit and 32-Bit Load, Exchange, SWAP, and PUSH/POP Group

This group of load, exchange, and PUSH/POP instructions (Table 5-4) allows one or two words of data (two bytes equal one word) to be transferred between registers and memory.

The exchange instructions (Table 5-5) allow for switching between the primary and alternate register files, exchanging the contents of two register files, exchanging the contents of an addressing register with the top word on the stack. For possible combinations of the word exchange instructions, refer to Table 5-5. The 16-bit and 32-bit loads include transfer between registers and memory and immediate loads of registers or memory. The Push and Pop stack instructions are also included in this group. None of these instructions affect the CPU flags, except for EX AF, AF'.

Table 5-6 has the supported source/destination combination for the 16-bit and 32-bit load instructions. The transfer size, 16-bit or 32-bit, is determined by the status of LW bit in SR, or by DDIR Decoder Directives.

PUSH/POP instructions are used to save/restore the contents of a register onto the stack. It can be used to exchange data between procedures, save the current register file on context switching, or manipulate data on the stack, such as return addresses. Supported sources are listed in Table 5-7.

Swap instructions allows swapping of the contents of the Word wide register (BC, DE, HL, IX, or IY) with its Extended portion. These instructions are useful to manipulate the upper word of the register to be set in Word mode. For example, when doing data accesses, other than 00000000H-0000FFFFH address range, use this instruction to set "data frame" addresses.

This group of instructions is affected by the status of the LW bit in SR (Select Register), and Decoder Directives which specifies the operation mode in Word or Long Word.

Table 5-4. 16-Bit and 32-Bit Load, Exchange, PUSH/POP Group Instructions

Instruction Name	Format	Note
Exchange Word/Long Word Registers Exchange Byte/Word Registers with Alternate Bank	EX dst,src EXX	See Table 5-5
Exchange Register Pair with Alternate Bank	EX RR,RR'	RR = AF, BC, DE, or HL
Exchange Index Register with Alternate Bank	EXXX	
	EXXY	
Exchange All Registers with Alternate Bank	EXALL	
Load Word/Long Word Registers	LD dst,src	See Table 5-6
	LDW dst,src	See Table 5-6
POP	POP dst	See Table 5-7
PUSH	PUSH src	See Table 5-7
Swap Contents of D31-D16 and D15-D0	SWAP dst	dst = BC, DE, HL, IX, or IY

Table 5-5. Supported Source and Destination Combination for 16-Bit and 32-Bit Exchange Instructions

			Source			
Destination	BC	DE	HL	IX	IY	
BC	V	<b>V</b>	√	<b>V</b>		
DE		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$		
HL			$\sqrt{}$	$\sqrt{}$		
IX				$\sqrt{}$		
(SP)		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$		

**Note:**  $\sqrt{}$  are supported combinations. The exchange instructions which designate IY register as destination are covered by the other combinations. These Exchange Word instructions are affected by Long Word mode.

#### 5.5.2 16-Bit and 32-Bit Load, Exchange, SWAP and PUSH/POP Group (Continued)

Table 5-6. Supported Source and Destination Combination for 16-Bit and 32-Bit Load Instructions.

	Sour	се												
Destination	ВС	DE	HL	IX	IY	SP	nn	(nn)	(BC)	(DE)	(HL)	(IX+d)	(IY+d)	(SP+d)
ВС	L	L	L	L	L		IL	IL	L	L	L	IL	IL	IL
DE	L	L	L	L	L		IL	IL	L	L	L	IL	IL	IL
HL	L	L	L	L	L		IL	IL	L	L	L	IL	IL	IL
IX	L	L	L		L		IL	IL	L	L	L		IL	IL
IY	L	L	L	L			IL	IL	L	L	L	IL		IL
SP			L	L	L		IL	IL						
(BC)	L	L	L	L	L		ILW							
(DE)	L	L	L	L	L		ILW							
(HL)	L	L	L	L	L		ILW							
(nn)	IL	IL	IL	IL	IL	IL								
(IX+d)	IL	IL	IL		IL									
(IY+d)	IL	IL	IL	IL										
(SP+d)	IL	IL	IL	IL	IL									

**Note:** The column with the character(s) are the allowed source/destination combinations. The combination with "L" means that the instruction is affected by Long Word

mode, "I" means that the instruction is can be used with DDIR Immediate instruction. Also, "W" means the instruction uses the mnemonic of "LDW" instead of "LD".

Table 5-7. Supported Operand for PUSH/POP Instructions

	AF	ВС	DE	HL	IX	IY	SR	nn
PUSH	V	<b>V</b>	<b>√</b>	<b>V</b>	$\overline{}$		V	V
POP	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\checkmark$	$\sqrt{}$	

**Note:** These PUSH/POP instructions are affected by Long Word mode of operations.

#### 5.5.3 Block Transfer and Search Group

This group of instructions (Table 5-8) supports block transfer and string search functions. Using these instructions, a block of up to 65536 bytes of byte, Word, or Long Word data can be moved in memory, or a byte string can be searched until a given value is found. All the operations can proceed through the data in either direction. Furthermore, the operations can be repeated automatically while decrementing a length counter until it reaches zero, or they can operate on one storage unit per execution with the length counter decremented by one and the source and destination pointer register properly adjusted. The latter form is useful for implementing more complex operations in software by adding other instructions within a loop containing the block instructions.

Various Z380 CPU registers are dedicated to specific functions for these instructions—the BC register for a counter, the DEz/DE and HLz/HL registers for memory pointers, and the accumulator for holding the byte value being sought. The repetitive forms of these instructions are interruptible; this is essential since the repetition count can be as high as 65536. The instruction can be interrupted after any interaction, in which case the address of the instruction itself, rather than next one, is saved on the stack. The contents of the operand pointer registers, as well as the repetition counter, are such that the instruction can simply be reissued after returning from the interrupt without any visible difference in the instruction execution.

In case of Word or Long Word block transfer instructions, the counter value held in the BC register is decremented by two or four, depending on the LW bit status. Since exiting from these instructions will be done when counter value gets to 0, the count value stored in the BC registers

5-8 DC-8297-03

has to be an even number (D0 = 0) in Word mode transfer, and a multiple of four in Long Word mode (D1 and D0 are both 0). Also, in Word or Long Word Block transfer, memory pointer values are recommended to be even numbers so the number of the transactions will be minimized.

Note that regardless of the Z380's operation mode, Native or Extended, memory pointer increment/decrement will be done in modulo 2<sup>32</sup>. For example, if the operation is LDI and HL31-HL0 (HLz and HL) hold 0000FFFF, after the operation the value in the HL31-HL0 will be 0010000.

Table 5-8. Block Transfer and Search Group

Instruction Name	Format
Compare and Decrement	CPD
Compare, Decrement and Repeat	CPDR
Compare and Increment	CPI
Compare, Increment and Repeat	CPIR
Load and Decrement	LDD
Load , Decrement and Repeat	LDDI
Load and Increment	LDI
Load, Increment and Repeat	LDIR
Load and Decrement in Word/Long Word	LDDW
Load, Decrement and Repeat in Word/Long V	Vord
	LDDRW
Load and Increment in Word/Long Word	LDIW
Load, Increment and Repeat in Word/Long We	ord
•	LDIRW

#### 5.5.4 8-bit Arithmetic and Logical Group

This group of instructions (Table 5-9) perform 8-bit arithmetic and logical operations. The Add, Add with Carry, Subtract, Subtract with Carry, AND, OR, Exclusive OR, and Compare takes one input operand from the accumulator and the other from a register, from immediate data in the instruction itself, or from memory. For memory addressing modes, follows are supported—Indirect Register, Indexed, and Direct Address—except multiplies, which returns the 16-bit result to the same register by multiplying the upper and lower bytes of one of the register pair (BC, DE, HL, or SP).

The Increment and Decrement instructions operate on data in a register or in memory; all memory addressing modes are supported. These instructions operate only on the accumulator—Decimal Adjust, Complement, and Negate. The final instruction in this group, Extend Sign, sets the CPU flags according to the computed result.

The EXTS instruction extends the sign bit and leaves the result in the HL register. If it is in Long Word mode, HLz (HL31-HL16) portion is also affected.

The TST instruction is a nondestructive AND instruction. It ANDs "A" register and source, and changes flags according to the result of operation. Both source and destination values will be preserved.

Table 5-9. Supported Source/Destination for 8-Bit Arithmetic and Logic Group

Instruction Name	Format	src/ dst	Α	В	С	D	Ε	Н	L	IXH	IXL	IYH	IYL	n	(HL)	(IX+d)	(IY+x)
Add With Carry (Byte) Add (Byte) AND Compare (Byte)	ADC A,src ADD A,src AND [A,]src CP [A,]src	STC STC STC	√ √ √ √	√ √ √	√ √ √ √	√ √ √ √	√ √ √ √	√ √ √ √	√ √ √ √	√ √ √							
Complement Accumulator Decimal Adjust Accumulator Decrement (Byte) Extend Sign (Byte)	CPL [A] DAA DEC dst EXTS [A]	dst dst dst dst	√ √ √ √	<b>V</b>	<b>V</b>	<b>V</b>	<b>V</b>	<b>√</b>	<b>V</b>	V	V	<b>V</b>	<b>V</b>	<b>√</b>	<b>V</b>	<b>V</b>	<b>√</b>
Increment (Byte) Multiply (Byte) Negate Accumulator OR	INC dst MLT src NEG [A] OR [A,]src	dst Note 1 dst src	√ √ √	√ √	√ √	√ √	√ √	√ √	√ √	√ √	√ √						
Subtract with Carry (Byte) Subtract (Byte) Nondestructive Test Exclusive OR	SBC A,src SUB [A,]src TST dst XOR [A,]src	STC STC STC STC	√ √ √ √	√ √ √	√ √ √	√ √ √	√ √ √	√ √ √ √	√ √ √ √	√ √ √	√ √ √						

Note 1: dst = BC, DE, HL, or SP.

#### 5.5.5 16-Bit Arithmetic Operation

This group of instructions (Table 5-10) provide 16-bit arithmetic instructions. The Add, Add with Carry, Subtract, Subtract with Carry, AND, OR, Exclusive OR, and Compare takes one input operand from an addressing register and the other from a 16-bit register, or from the instruction itself; the result is returned to the addressing register. The 16-bit Increment and Decrement instructions operate on data found in a register or in memory; the Indirect Register or Direct Address addressing mode can be used to specify the memory operand.

The remaining 16-bit instructions provide general arithmetic capability using the HL register as one of the input operands. The word Add, Subtract, Compare, and signed and unsigned Multiply instructions take one input operand from the HL register and the other from a 16-bit register, from the instruction itself, or from memory using Indexed

or Direct Address addressing mode. The 32-bit result of a multiply is returned to the HLz and HL (HL31-HL0). The unsigned divide instruction takes a 16-bit dividend from the HL register and a 16-bit divisor from a register, from the instruction, or memory using the Indexed mode. The 16-bit quotient is returned in the HL register and the 16-bit reminder is returned to the HLz (HL31-HL16). The Extend Sign instruction takes the contents of the HL register and delivers the 32-bit result to the HLz and HL registers. The Negate HL instruction negates the contents of the HL register.

Except for Increment, Decrement, and Extend Sign, all the instructions in this group set the CPU flags to reflect the computed result.

Table 5-10. 16-Bit Arithmetic Operation

Instruction Name	Format	src/ dst	вс	DE	ы	SP	IX	IV	nn	(nn)	(IX+d)	(IATY)	
	Tomat	ust				01	1/			(1111)	(IXTU)	(11+4)	
Add With Carry (Word)	ADC HL,src	src	$\sqrt{}$			$\sqrt{}$							
	ADCW [HL],src	src	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$		$\sqrt{}$		$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	
Add (Word)	ADD HL,src	src	$\sqrt{}$	$\sqrt{}$		$\sqrt{}$				$\sqrt{}$			Χ
	ADD IX,src	src	$\sqrt{}$	$\sqrt{}$		$\sqrt{}$	$\sqrt{}$						Χ
	ADD IY,src	src	$\sqrt{}$	$\sqrt{}$		$\sqrt{}$							Χ
	ADDW [HL,]src	src	$\sqrt{}$	$\sqrt{}$			$\sqrt{}$		$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	
Add to Stack Pointer	ADD SP,nn	src							$\sqrt{}$				Χ
AND Word	ANDW [HL,]src	src		$\sqrt{}$			$\sqrt{}$				$\sqrt{}$	$\sqrt{}$	
Complement Accumulator	CPLW [HL]	dst			$\sqrt{}$								
Compare (Word)	CPW [HL,]src	src		$\sqrt{}$	$\sqrt{}$		$\sqrt{}$				$\sqrt{}$	$\sqrt{}$	
Decrement (Word)	DEC[W] dst	dst	$\sqrt{}$	$\sqrt{}$		$\sqrt{}$	$\sqrt{}$						Χ
Divide Unsigned	DIVUW [HL,]src	src		$\sqrt{}$	$\sqrt{}$		$\sqrt{}$				$\sqrt{}$	$\sqrt{}$	
Extend Sign (Word)	EXTSW [HL]	dst											
Increment (Word)	INC[W] dst	dst		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$						Χ
Multiply Word Signed	MULT [HL,]src	src	$\sqrt{}$	$\sqrt{}$			$\sqrt{}$				$\sqrt{}$	$\sqrt{}$	
Multiply Word Unsigned	MULTUW [HL,]src	src		$\sqrt{}$	$\sqrt{}$		$\sqrt{}$				$\sqrt{}$	$\sqrt{}$	
Negate Accumulator	NEGW [A]	dst			$\sqrt{}$								
OR Word	ORW [HL,]src	src		$\sqrt{}$	$\sqrt{}$		$\sqrt{}$				$\sqrt{}$	$\sqrt{}$	
Subtract with Carry (Word)	SBC HL,src	src		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$				$\sqrt{}$			
	SBCW [HL],src	src	$\sqrt{}$	$\sqrt{}$					$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	
Subtract (Word)	SUB HL,(nn)	src								$\sqrt{}$			Χ
	SUBW [HL,]src	src	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$				$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	
Subtract from Stack Pointer	SUB SP,nn	src							$\sqrt{}$				Χ
Exclusive OR	XORW [HL,]src	src	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$		$\sqrt{}$		$\sqrt{}$		$\sqrt{}$	$\sqrt{}$	

**Note:** that the instructions with "X" at the rightmost column is affected by Extended mode. These operate across all the 32 bits in Modulo 2<sup>32</sup> for address calculation.

5-10

## 5.5.6 8-Bit Manipulation, Rotate and Shift Group

Instructions in this group (Table 5-11) test, set, and reset bits within bytes, and rotate and shift byte data one bit position. Bits to be manipulated are specified by a field within the instruction. Rotate can optionally concatenate the Carry flag to the byte to be manipulated. Both left and right shifting is supported. Right shifts can either shift 0 into bit 7 (logical shifts), or can replicate the sign in bits 6 and 7 (arithmetic shifts). All these instructions, Set Bit and Reset Bit, set the CPU flags according to the calculated result; the operand can be a register or a memory location

specified by the Indirect Register or Indexed addressing mode.

The RLD and RRD instructions are provided for manipulating strings of BCD digits; these rotate 4-bit quantities in memory specified by the Indirect Register. The low-order four bits of the accumulator are used as a link between rotation of successive bytes.

Table 5-11. Bit Set/Reset/Test, Rotate and Shift Group

Instruction Name	Format	Α	В	С	D	Е	Н	L	(HL)	(IX+d)	(IY+d)
Bit Test	BIT dst	V	√	√		<b>√</b>		√	V	V	√
Reset Bit	RES dst		$\sqrt{}$			$\sqrt{}$				$\sqrt{}$	$\sqrt{}$
Rotate Left	RL dst		$\sqrt{}$			$\sqrt{}$				$\sqrt{}$	$\sqrt{}$
Rotate Left Accumulator	RLA	$\sqrt{}$									
Rotate Left Circular	RLC dst	V	V			V		√	V	V	$\sqrt{}$
Rotate Left Circular (Accumulator)	RLCA										
Rotate Left Digit	RLD										
Rotate Right	RR dst	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\checkmark$		$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
Rotate Right Accumulator	RRA	V									
Rotate Right Circular	RRC dst		$\sqrt{}$			$\sqrt{}$			$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
Rotate Right Circular (Accumulator)	RRCA	$\sqrt{}$									
Rotate Right Digit	RRD	$\sqrt{}$									
Set Bit	SET dst	V	V		V	V		<b>√</b>	V	V	$\sqrt{}$
Shift Left Arithmetic	SLA dst	$\sqrt{}$			$\sqrt{}$	$\sqrt{}$			$\sqrt{}$	$\checkmark$	$\sqrt{}$
Shift Right Arithmetic	SRA dst		$\sqrt{}$			$\sqrt{}$				$\sqrt{}$	$\sqrt{}$
Shift Right Logical	SRL	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$			$\sqrt{}$	$\sqrt{}$	$\checkmark$

## 5.5.7 16-Bit Manipulation, Rotate and Shift Group

Instructions in this group (Table 5-12) rotate and shift word data one bit position. Rotate can optionally concatenate the Carry flag to the word to be manipulated. Both left and right shifting is supported. Right shifts can either shift 0 into

bit 15 (logical shifts), or can replicate the sign in bits 14 and 15 (arithmetic shifts). The operand can be a register pair or memory location specified by the Indirect Register or Indexed addressing mode, as shown below.

Table 5-12. 16-Bit Rotate and Shift Group.

	Destination									
Instruction Name	Format	ВС	DE	HL	IX	IY	(HL)	(HL)	(IX+d)	(IY+d)
Rotate Left Word	RLW dst	√	√	√	√		√	√	√	√
Rotate Left Circular Word	RLCW dst	$\sqrt{}$							$\sqrt{}$	$\sqrt{}$
Rotate Right Word	RRW dst	$\sqrt{}$							$\sqrt{}$	$\sqrt{}$
Rotate Right Circular Word	RRCW dst	$\sqrt{}$			$\sqrt{}$				$\sqrt{}$	$\sqrt{}$
Shift Left Arithmetic Word	SLAW dst	$\sqrt{}$			$\sqrt{}$				$\sqrt{}$	$\sqrt{}$
Shift Right Arithmetic Word	SRAW dst	$\sqrt{}$			$\sqrt{}$				$\sqrt{}$	$\sqrt{}$
Shift Right Logical Word	SRLW	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\checkmark$	$\sqrt{}$	$\sqrt{}$	

#### 5.5.8 Program Control Group

This group of instructions (Table 5-13) affect the Program Counter (PC) and thereby control program flow. The CPU registers and memory are not altered except for the Stack Pointer and the Stack, which play a significant role in procedures and interrupts. (An exception is Decrement and Jump if Non-Zero [DJNZ], which uses a register as a loop counter.) The flags are also preserved except for the two instructions specifically designed to set and complement the Carry flag.

The Set/Reset Condition flag instructions can be used with Conditional Jump, conditional Jump Relative, Conditional Call, and Conditional Return instructions to control the program flow.

The Jump and Jump Relative (JR) instructions provide a conditional transfer of control to a new location if the processor flags satisfy the condition specified in the instruction. Jump Relative, with an 8-bit offset (JRe), is a two byte instruction that jumps any instructions within the range –126 to +129 bytes from the location of this instruction. Most conditional jumps in programs are made to locations only a few bytes away; the Jump Relative, with an 8-bit offset, exploits this fact to improve code compactness and efficiency. Jump Relative, with a 16-bit offset (JR [cc,]ee), is a four byte instruction that jumps any instructions within the range -32765 to +32770 bytes from the location of this instruction, and Jump Relative, with a 24-bit offset (JR [cc,] eee), is a five byte instruction that jumps any instructions within the range -8388604 to +8388611 bytes from the location of this instruction. By using these Jump Relative instructions with 16-bit or 24-bit offsets allows to write relocatable (or location independent) programs.

Call and Restart are used for calling subroutines; the current contents of the PC are pushed onto the stack and the effective address indicated by the instruction is loaded

into the PC. The use of a procedure address stack in this manner allows straightforward implementation of nested and recursive procedures. Call, Jump, and Jump Relative can be unconditional or based on the setting of a CPU flag.

Call Relative (CALR) instructions work just like ordinary Call instructions, but with Relative address. An 8-bit, 16-bit, or 24-bit offset value can be used, and that allows to call procedure within the range of -126 to +129 bytes (8-bit offset; CALR [cc,]e), -32765 to +32770 bytes (16-bit offset; CALR [cc,]ee), or -8388604 to +8388611 bytes (JR [cc,] eee) are supported. These instructions are really useful to program relocatable programs.

Jump is available with Indirect Register mode in addition to Direct Address mode. It can be useful for implementing complex control structures such as dispatch tables. When using Direct Address mode for a Jump or Call, the operand is used as an immediate value that is loaded into the PC to specify the address of the next instruction to be executed.

The conditional Return instruction is a companion to the call instruction; if the condition specified in the instruction is satisfied, it loads the PC from the stack and pops the stack.

A special instruction, Decrement and Jump if Non-Zero (DJNZ), implements the control part of the basic Pascal FOR loop which can be implemented in an instruction. It supports 8-bit, 16-bit, and 24-bit displacement.

Note that Jump Relative, Call Relative, and DJNZ instructions use modulo 2<sup>16</sup> in Native mode, and 2<sup>32</sup> in Extended mode for address calculation. So it is possible that the Z380 CPU can jump to an unexpected address.

**Table 5-13. Program Control Group Instructions** 

Instruction Name	Format	nn	(PC+d)	(HL)	(IX)	(IY)	
Call	CALL cc,dst	V					
Complement Carry Flag	CCF						
Call Relative	CALR cc, dst		$\checkmark$				
Decrement and Jump if Non-zero	DJNZ dst		$\sqrt{}$				
Jump	JP cc,dst	V					
	JP dst				$\sqrt{}$	$\sqrt{}$	
Jump Relative	JR cc,dst		$\checkmark$				
Return	RET cc						
Restart	RST p	$\sqrt{}$					
Set Carry Flag	SCF						

5-12

## 5.5.9 External Input/Output Instruction Group

This group of instructions (Table 5-14) are used for transferring a byte, a word, or string of bytes or words between peripheral devices and the CPU registers or memory. Byte I/O port addresses transfer bytes on D7-D0 only. These 8-bit peripherals in a 16-bit data bus environment must be connected to data line D7-D0. In an 8-bit data bus environment, word I/O instructions to external I/O peripherals should not be used; however, on-chip peripherals which is external to the CPU core and assigned as word I/O device can still be accessed by word I/O instructions.

The instructions for transferring a single byte (IN, OUT) can transfer data between any 8-bit CPU register or memory address specified in the instruction and the peripheral port specified by the contents of the C register. The IN instruction sets the CPU flags according to the input data; however, special instructions restricted to using the CPU accumulator and Direct Address mode and do not affect the CPU flags. Another variant tests an input port specified by the contents of the C register and sets the CPU flags without modifying CPU registers or memory.

The instructions for transferring a single word (INW, OUTW) can transfer data between the register pair and the peripheral port specified by the contents of the C register. For Word I/O, the contents of B, D, or H appear on D7-D0 and

the contents of C, E, or L appear D15-D7. These instructions do not affect the CPU flags.

Also, there are I/O instructions available which allow to specify 16-bit absolute I/O address (with DDIR decoder directives, a 24-bit or 32-bit address is specified) is available. These instructions do not affect the CPU flags.

The remaining instructions in this group form a powerful and complete complement of instructions for transferring blocks of data between I/O ports and memory. The operation of these instructions is very similar to that of the block move instructions described earlier, with the exception that one operand is always an I/O port whose address remains unchanged while the address of the other operand (a memory location) is incremented or decremented. In Word mode of transfer, the counter (i.e., BC register) holds the number of transfers, rather than number of bytes to transfer in memory-to-memory word block transfer. Both byte and word forms of these instructions are available. The automatically repeating forms of these instructions are interruptible, like memory-to-memory transfer.

The I/O addresses output on the address bus is dependant on the I/O instruction, as listed in Table 2-1.

### 5.5.9 External Input/Output Instruction Group (Continued)

Table 5-14. External I/O Group Instructions.

Instruction Name	Format	
Input Input Accumulator Input to Word-Wide Register Input Byte from Absolute Address	IN dst,(C) IN A,(n) INW dst,(C) INAW A,(nn)	dst=A, B, C, D, E, H or L dst=BC, DE or HL
Input Word from Absolute Address Input and Decrement (Byte) Input and Decrement (Word) Input, Decrement, and Repeat (Byte)	INAW HL,(nn) IND INDW INDR	
Input, Decrement, and Repeat (Word) Input and Increment (Byte) Input and Increment (Word) Input, Increment, and Repeat (Byte)	INDRW INI INIW INIR	
Input, Increment, and Repeat (Word) Output Output Accumulator Output from Word-Wide Register	INIRW OUT (C),src OUT (n),A OUTW (C), src	src = A, B, C, D, E, H, L, or n src = BC, DE, HL, or nn
Output Byte from Absolute Address Output Word from Absolute Address Output and Decrement (Byte) Output and Decrement (Word)	OUTAW (nn),A OUTAW (nn),HL OUTD OUTDW	
Output, Decrement, and Repeat (Byte) Output, Decrement, and Repeat (Word) Output and Increment (Byte) Output and Increment (Word) Output, Increment, and Repeat (Byte) Output, Increment, and Repeat (Word)	OTDR OTDRW OUTI OTIW OTIR OTIRW	

#### 5.5.10 Internal I/O Instruction Group

This group (Table 5-15) of instructions is used to access on-chip I/O addressing space on the Z380 CPU. This group consists of instructions for transferring a byte from/to Internal I/O locations and the CPU registers or memory, or a blocks of bytes from the memory to the same size of Internal I/O locations for initialization purposes. These instructions are originally assigned as newly added I/O instructions on the Z180 MPU to access Page 0 I/O addressing space. There is 256 Internal I/O locations, and all of them are byte-wide. When one of these I/O instructions is executed, the Z380 MPU outputs the register address being accessed in a pseudo transaction of two BUSCLK durations cycle, with the address signals A31-A8 at 0. In the pseudo transactions, all bus control signals are at their inactive state.

The instructions for transferring a single byte (IN0, OUT0) can transfer data between any 8-bit CPU register and the Internal I/O address specified in the instruction. The IN0 instruction sets the CPU flags according to the input data; however, special instructions which do not have a destina-

tion in the instruction with Direct Address (IN0 (n)), do not affect the CPU register, but alters flags accordingly. Another variant, the TSTIO instruction, does a logical AND to the instruction operand with the internal I/O location specified by the C register and changes the CPU flags without modifying CPU registers or memory.

The remaining instructions in this group form a powerful and complete complement of instructions for transferring blocks of data from memory to Internal I/O locations. The operation of these instructions is very similar to that of the block move instructions described earlier, with the exception that one operand is always an Internal I/O location whose address also increments or decrements by one automatically, Also, the address of the other operand (a memory location) is incremented or decremented. Since Internal I/O space is byte-wide, only byte forms of these instructions are available. Automatically repeating forms of these instructions are interruptible, like memory-to-memory transfer.

Table 5-15. Internal I/O Instruction Group

Instruction Name	Format	
Input from Internal I/O Location Input from Internal I/O Location(Nondestructive) Test I/O	INO dst,(n) INO (n) TSTIO n	dst=A, B, C, D, E, H or L
Output to Internal I/O Location Output to Internal I/O and Decrement Output to Internal I/O and Increment Output to Internal I/O, Decrement and Repeat Output to Internal I/O, Increment and Repeat	OUTO (n),src OTDM OTIM OTDMR OTIMR	src=A, B, C, D, E, H or L

Currently, the Z380 CPU core has the following registers as a part of the CPU core:

Register Name	Internal I/O address
Interrupt Enable Register	16H
Assigned Vector Base Register	17H
Trap Register	18H
Chip Version ID Register	OFFH

Chip Version ID register returns one byte data, which indicates the version of the CPU, or the specific implementation of the Z380 CPU based Superintegration device. Currently, the value 00H is assigned to the Z380 MPU, and other values are reserved.

For the other three registers, refer to Chapter 6, "Interrupt and Trap."

Also, the Z380 MPU has registers to control chip selects, refresh, waits, and I/O clock divide to Internal I/O address 00H to 10H. For these register, refer to Z380 MPU Product specification.

#### 5.5.11 CPU Control Group

The instructions in this group (Table 5-16) act upon the CPU control and status registers or perform other functions that do not fit into any of the other instruction groups. These include two instructions used for returning from an interrupt service routine. Return from Nonmaskable Interrupt (RETN) and Return from Interrupt (RETI) are used to pop the Program Counter from the stack and manipulate the Interrupt Enable Flag (IEF1 and IEF2), or to signal a reset to the Z80 peripherals family.

The Disable and Enable Interrupt instructions are used to set/reset interrupt mask. Without a mask parameters, it disables/enables maskable interrupt globally. With mask data, it enables/disables interrupts selectively.

HALT and SLEEP instructions stop the CPU and waits for an event to happen, or puts the system into the power save mode.

Bank Test instructions reports which register file, primary or alternate bank, is in use at the time, and reflect the status

into a flag register. For example, this instruction is useful to implement the recursive program, which uses the alternate bank to save a register for the first time, and saves registers into memory thereafter.

Mode Test instructions reports the current mode of operation, Native/Extended, Word/Long Word, Locked or not. This instruction can be used to switch procedures depending on the mode of operation.

Load Accumulator from R or I Register instructions are used to report current interrupt mask status. Load from/to register instructions are used to initialize the I register.

Load Control register instructions are used to read/write the Status Register, set/reset control bit instructions and to set/reset the control bits in the SR.

The No Operation instruction does nothing, and can be used as a filler, for debugging purposes, or for timing adjustment.

Table 5-16. CPU Control Group

Instruction Name	Format		
Bank Test	BTEST		
Disable Interrupt	DI [mask]		
Enable Interrupt	EI [mask]		
HALT	HALT		
Interrupt Mode Select	IM p		
Load Accumulator from I or R Register	LD A,src		
Load I or R Register from Accumulator	LD dst,A		
Load I Register from HL Register	LD[W] HL,I		
Load HL Register from I Register	LD[W] HL,I		
Load Control	LDCTL dst,src		
Mode Test	MTEST		
No Operation	NOP		
Return from Interrupt	RETI		
Return from Nonmaskable Interrupt	RETN		
Reset Control Bit	RESC dst	dst=LCK, LW	
Set Control Bit	SETC dst	dst=LCK, LW, XM	
Sleep	SLP		

5-16 DC-8297-03

()

#### 5.5.12 Decoder Directives

The Decoder Directives (Table 5-17) are a special instructions to expand the Z80 instruction set to handle the Z380's 4 Gbytes of linear memory addressing space. For details on this instruction, refer to Chapter 3.

#### Table 5-17. Decoder Directive Instructions

#### 5.6 NOTATION AND BINARY ENCODING

The rest of this chapter consists of a detailed description of the Z380 CPU instructions, arranged in alphabetical order by mnemonic. This section describes the notational conventions used in the instruction descriptions and the binary encoding for register fields within the instruction's operation codes (opcodes).

The description of each instruction begins on a new page. The instruction mnemonic and name are printed in bold letters at the top of each page to enable the reader to easily locate a desired description. The assembly language syntax is then given in a single generic form that covers all the variants of the instruction, along with a list of applicable addressing modes. This is followed by a description of the operation performed by the instruction in "pseudo Pascal" fashion, a detailed description, a listing of all the flags that are affected by the instruction, and illustrations of the opcodes for all variants of the instruction.

**Symbols.** The following symbols are used to describe the instruction set.

An 8-bit constant
A 16-bit constant
An 8-bit offset. (two's complement)
Source of the instruction
Destination of the instruction
Select Register
Any register. In Word operation, any register pair.
Any 8-bit register (A, B, C, D, E, H, or L) for Byte
operation.
Indirect register
Indexed register (IX or IY) in Word operation, IXH,
IXL, IYH, or IYL for Byte operation.
Current Stack Pointer
I/O Port pointed by C register
Condition Code
Optional field

Indirect Address Pointer or Direct Address

Assignment of a value is indicated by the symbol " $\leftarrow$ ". For example,

 $dst \leftarrow dst + src$ 

indicates that the source data is added to the destination data and the result is stored in the destination location.

The symbol " $\leftrightarrow$ " indicates that the source and destination is swapping. For example,

 $dst \leftrightarrow src$ 

indicates that the source data is swapped with the data in the destination; after the operation, data at "src" is in the "dst" location, and data in "dst" is in the "src" location.

The notation "dst (b)" is used to refer to bit "b" of a given location, "dst(m-n)" is used to refer to bit location m to n of the destination. For example,

HL(7) specifies bit 7 of the destination. and HL(23-16) specifies bit location 23 to 16 of the HL register.

**Flags.** The F register contains the following flags followed by symbols.

5	Sign Flag
Z	Zero Flag
Н	Half Carry Flag
P/V	Parity/Overflow Flag
Ν	Add/Subtract Flag
C.	Carry Flag

#### 5.6 NOTATION AND BINARY ENCODING (Continued)

**Condition Codes.** The following symbols describe the condition codes.

Ζ Zero\* ΝZ Not Zero\* С Carry\* No Carry\* NC Sign S NS No Sign NV No Overflow Overflow V PΕ Parity Even Parity Odd PO Ρ Positive Minus

**Field Encoding.** For opcode binary format in the Tables, use the following convention:

For example, to get the opcode format on the instruction LD (IX+12h), C

First, find out the entry for "LD (XY+d),R". That entry has a opcode format of

11 y11 101 01 110 -r- 
$$\leftarrow$$
 d  $\rightarrow$ 

On the bottom of the each instruction, there are the field encodings, if applicable. For the cases which call out "per convention," then use the following encoding:

r	Reg
000	В
001	С
010	D
<u>011</u>	<u>E</u>
100	Н
101	L
111	Α

To form the opcode, first, look for the "y" field value for IX register, which is 0.

Then find "r" field value for the C register, which is 001. Replace "y" and "r" field with the value from the table, replace "d" value with the real number. The results being:

<u>76 543 210</u>	<b>HEX</b>
11 011 101	DD
01 110 001	71
00 010 010	21

#### 5.7 EXECUTION TIME

Table 5-18 details the execution time for each instruction encoding. All execution times are for instruction execution only. Clock cycles required for fetch and decode are not included because most of the time the clocks required for these operations occur in parallel with execution of the previous instruction(s).

**r** in the execution time column indicates a memory read operation. The time required for a read operation is shown in the Table 5-18 below.

 ${\bf w}$  in the execution time column indicates a memory write operation. The time required for a write operation is shown in the Table 5-18 below.

i in the execution time column indicates an I/O read operation. The time required for a read operation is shown in the Table 5-18 below.

**o** in the execution time column indicates an I/O write operation. The time required for a write operation is shown in the Table 5-18 below.

All entries in the table below assume no wait states. The number of wait states per operation must be added to these numbers.

5-18

<sup>\*</sup>Abbreviated set

Table 5-18. Execution Time

Operation	Byte	Word	Word	Long	Long	Long	Long	Long
Sequence	В	W	B/B	W/W	W/B/B	B/W/B	B/B/W	B/B/B/B
Memory Read	3-4	3-4	5-6	5-6	7-8	7-8	7-8	9-10
Memory Write	0-1	0-1	2-3	2-3	4-5	4-5	4-5	6-7
Internal I/O Read	3-4	N/A	N/A	N/A	N/A	N/A	N/A	N/A
Internal I/O Write	0-1	N/A	N/A	N/A	N/A	N/A	N/A	N/A
1X External I/O Read	4-5	4-5	N/A	N/A	N/A	N/A	N/A	N/A
1X External I/O Write	1-2	1-2	N/A	N/A	N/A	N/A	N/A	N/A
2X External I/O Read	9-11	9-11	N/A	N/A	N/A	N/A	N/A	N/A
2X External I/O Write	1-3	1-3	N/A	N/A	N/A	N/A	N/A	N/A
4X External I/O Read	17-21	17-21	N/A	N/A	N/A	N/A	N/A	N/A
4X External I/O Write	1-5	1-5	N/A	N/A	N/A	N/A	N/A	N/A
6X External I/O Read	25-31	25-31	N/A	N/A	N/A	N/A	N/A	N/A
6X External I/O Write	1-7	1-7	N/A	N/A	N/A	N/A	N/A	N/A
8X External I/O Read	33-41	33-41	N/A	N/A	N/A	N/A	N/A	N/A
8X External I/O Write	1-9	1-9	N/A	N/A	N/A	N/A	N/A	N/A

 $\textbf{Note:} \ \ \textbf{Units are in Clocks.} \ \ "N/A" \ is not applicable for that particular transaction.$ 

# ADC ADD WITH CARRY (BYTE)

ADC A, src src = R, RX, IM, IR, X

**Operation:**  $A \leftarrow A + src + C$ 

The source operand together with the Carry flag is added to the accumulator and the sum is stored in the accumulator. The contents of the source is unaffected. Two's complement addition is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a carry from bit 3 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if both operands cleared otherwise

N: Cleared

C: Set if there is a carry from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	ADC A,R	10001-r-	2	
RX:	ADC A,RX	11y11101 1000110w	2	
IM:	ADC A,n	11001110 —n—	2	
IR:	ADC A,(HL)	10001110	2+r	
X:	$ADC A_{i}(XY+d)$	11y11101 10001110—d—	4+r	I

**Field Encodings:** r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

## ADC ADD WITH CARRY (WORD)

ADC HL,src dst = HL

src = BC, DE, HL, SP

**Operation:**  $HL(15-0) \leftarrow HL(15-0) + src(15-0) + C$ 

The source operand together with the Carry flag is added to the HL register and the sum is stored in the HL register. The contents of the source are unaffected. Two's complement addition is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a carry from bit 11 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise

N: Cleared

C: Set if there is a carry from the most significant bit of the result; cleared otherwise

Addressing Execute

Mode Syntax Instruction Format Time Note

R: ADC HL,R 11101101 01rr1010 2

Field Encodings: rr: 00 for BC, 01 for DE, 10 for HL, 11 for SP

# ADCW ADD WITH CARRY (WORD)

ADCW [HL,]src src = R, RX, IM, X

**Operation:**  $HL(15-0) \leftarrow HL(15-0) + src(15-0) + C$ 

The source operand together with the Carry flag is added to the HL register and the sum is stored in the HL register. The contents of the source are unaffected. Two's complement addition is performed.

addition is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a carry from bit 11 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the

 $\begin{tabular}{ll} \end{tabular} result is of the opposite sign; cleared otherwise \\ N: & Cleared \end{tabular}$ 

C: Set if there is a carry from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	ADCW [HL,]R	11101101 100011rr	2	
RX:	ADCW [HL,]RX	11y11101 10001111	2	
IM:	ADCW [HL,]nn	11101101 10001110 -n(low)- n(high)-	2	
<b>X</b> :	ADCW [HL,](XY+d)	11y11101 11001110 ——d—	4+r	

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

# ADD (BYTE)

ADD A, src src = R, RX, IM, IR, X

**Operation:** A  $\leftarrow$  A + src

The source operand is added to the accumulator and the sum is stored in the accumulator. The contents of the source are unaffected. Two's complement addition is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a carry from bit 3 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the

result is of the opposite sign; cleared otherwise

N: Cleared

C: Set if there is a carry from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	ADD A,R	10000-r-	2	
RX:	ADD A,RX	11y11101 1000010w	2	
IM:	ADD A,n	11000110 ——n—	2	
IR:	ADD A,(HL)	10000110	2+r	
<b>X</b> :	$ADD A_{i}(XY+d)$	11y11101 10000110 ——d—	4+r	I

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

# ADD (WORD)

**Operation:** If (XM) then begin

 $dst(31-0) \leftarrow dst(31-0) + src(31-0)$ 

end

else begin

 $dst(15-0) \leftarrow dst(15-0) + src(15-0)$ 

end

The source operand is added to the destination and the sum is stored in the destination. The contents of the source are unaffected. Two's complement addition is performed. Note that the length of the operand is controlled by the Extended/Native mode selection, which is consistent with the manipulation of an address by the instruction.

Flags: S: Unaffected

Z: Unaffected

H: Set if there is a carry from bit 11 of the result; cleared otherwise

V: Unaffected N: Cleared

C: Set if there is a carry from the most significant bit of the result; cleared otherwise

Addressin	ıg		Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	ADD HL,R	00rr1001	2	Χ
RX:	ADD XY,R	11y11101 00rr1001	2	Χ
DA:	ADD HL,(nn)	11101101 11000110 -n(low)- n(high)-	2+r	I, X

Field Encodings: rr: 00 for BC, 01 for DE, 10 for register to itself, 11 for SP

y: 0 for IX, 1 for IY

## ADD TO STACK POINTER (WORD)

ADD SP,srcsrc = IM

Operation: if (X

if (XM) then begin

 $SP(31-0) \leftarrow SP(31-0) + src(31-0)$ 

end

else begin

 $SP(15-0) \leftarrow SP(15-0) + src(15-0)$ 

end

The source operand is added to the SP register and the sum is stored in the SP register. This has the effect of allocating or allocating space on the stack. Two's complement addition is

performed.

Flags:

S: Unaffected

Z: Unaffected

H: Set if there is a carry from bit 11 of the result; cleared otherwise

V: Unaffected N: Cleared

C: Set if there is a carry from the most significant bit of the result; cleared otherwise

Addressing			Execute		
Mode	Syntax	Instruction Format	Time	Note	
IM:	ADD SP,nn	11101101 10000010 -n(low)n(high)	2	I, X	

#### ADDW ADD (WORD)

ADDW [HL,]src src = R, RX, IM, X

**Operation:**  $HL(15-0) \leftarrow HL(15-0) + src(15-0)$ 

The source operand is added to the HL register and the sum is stored in the HL register. The contents of the source are unaffected. Two's complement addition is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a carry from bit 11 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the

result is of the opposite sign; cleared otherwise

N: Cleared

C: Set if there is a carry from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	ADDW [HL,]R	11101101 100001rr	2	
RX:	ADDW [HL,]RX	11y11101 10000111	2	
IM:	ADDW [HL,]nn	11101101 10000110 -n(low)- n(high)-	2	
X:	ADDW[HL,](XY+d)	11y11101 11000110 —d—	4+r	I

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

AND (BYTE)

AND  $[A_i]$ src src = R, RX, IM, IR, X

**Operation**: A  $\leftarrow$  A AND src

A logical AND operation is performed between the corresponding bits of the source operand and the accumulator and the result is stored in the accumulator. A 1 is stored wherever the corresponding bits in the two operands are both 1s; otherwise a 0 is stored. The contents of the source are unaffected.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if all bits of the result are zero; cleared otherwise

H: Set

P: Set if the parity is even; cleared otherwise

N: Cleared C: Cleared

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	AND [A,]R	10100-r-	2	
RX:	AND [A,]RX	11y11101 1010010w	2	
IM:	AND [A,]n	11100110 ——n—	2	
IR:	AND [A,](HL)	10100110	2+r	
X:	AND $[A,](XY+d)$	11y11101 10100110——d—	4+r	I

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

#### ANDW AND (WORD)

ANDW [HL,]src src = R, RX, IM, X

**Operation:**  $HL(15-0) \leftarrow HL(15-0) \text{ AND src}(15-0)$ 

A logical AND operation is performed between the corresponding bits of the source operand and the HL register and the result is stored in the HL register. A 1 is stored wherever the corresponding bits in the two operands are both 1s; otherwise a 0 is stored. The contents

of the source are unaffected.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if all bits of the result are zero; cleared otherwise

H: Set

P: Set if the parity is even; cleared otherwise

N: Cleared C: Cleared

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	ANDW [HL,]R	11101101 101001rr	2	
RX:	ANDW [HL,]RX	11y11101 10100111	2	
IM:	ANDW [HL,]nn	1110110110100110 n(low)- n(high)-	2	
X:	ANDW[HL,](XY+d)	11y11101 11100110 ——d—	4+r	I

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

BIT TEST

BIT b, dst = R, IR, X

**Operation:**  $Z \leftarrow NOT dst(b)$ 

The specified bit b within the destination operand is tested, and the Zero flag is set to 1 if the specified bit is 0, otherwise the Zero flag is cleared to 0. The contents of the destination are unaffected. The bit to be tested is specified by a 3-bit field in the instruction; this field contains the binary encoding for the bit number to be tested. The bit number b must be between 0 and 7.

Flags: S: Unaffected

Z: Set if the specified bit is zero; cleared otherwise

H: Set

V: Unaffected N: Cleared C: Unaffected

Addressing			Execute		
Mode	Syntax	Instruction Format	Time	Note	
R:	BIT b,R	11001011 01bbb-r-	2		
IR:	BIT b,(HL)	11001011 01bbb110	2+r		
X:	BIT $b_i(XY+d)$	11y11101 11001011 ——d— 01bbb110	4+r	1	

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

Note

#### BTEST BANK TEST

**BTEST** 

**Operation:**  $S \leftarrow SR(16)$ 

 $Z \leftarrow SR(24)$   $V \leftarrow SR(0)$  $C \leftarrow SR(8)$ 

 $The \ Alternate \ Register \ bits \ in \ the \ Select \ Register \ (SR) \ are \ transferred \ to \ the \ flags. \ This \ allows$ 

the program to determine the state of the machine.

Flags: S: Set if the alternate bank IX is in use; cleared otherwise

Z: Set if the alternate bank IY is in use; cleared otherwise

H: Unaffected

V: Set if the alternate bank AF is in use; cleared otherwise

N: Unaffected

C: Set if the alternate bank of BC, DE and HL is in use; cleared otherwise

Addressing Execute
Mode Syntax Instruction Format Time

BTEST 11101101 11001111 2

**CALL** 

 $CALL[cc_i]dst$  dst = DA

**Operation:** if (cc is TRUE) then begin

```
if (XM) then begin
   SP
                           SP-4
   (SP)
                          PC(7-0)
    (SP+1)
                          PC(15-8)
   (SP+2)
                          PC(23-16)
   (SP+3)
                          PC(31-24)
   PC(31-0)
                          dst(31-0)
else begin
   SP
                          SP - 2
   (SP)
                          PC(7-0)
   (SP+1)
                          PC(15-8)
                          dst(15-0)
   PC(15-0)
   end
end
```

A conditional Call transfers program control to the destination address if the setting of a selected flag satisfies the condition code "cc" specified in the instruction; an Unconditional Call always transfers control to the destination address. The current contents of the Program Counter (PC) are pushed onto the top of the stack; the PC value used is the address of the first instruction byte following the Call instruction. The destination address is then loaded into the PC and points to the first instruction of the called procedure. At the end of a procedure a Return instruction (RET) can be used to return to the original program.

Each of the Zero, Carry, Sign, and Overflow Flags can be individually tested and a call performed conditionally on the setting of the flag.

Execute

The operand is not enclosed in parentheses with the CALL instruction.

Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

Addressing

	J			
Mode	Syntax	Instruction Format	Time	Note
DA:	CALL CC, addr	11-cc100 -a(low)a(high)	note	I, X
	CALL addr	11001101 -a(low)a(high)	4+w	I, X

Field Encodings: cc: 000 for NZ, 001 for Z, 010 for NC, 011 for C,

100 for PO or NV, 101 for PE or V, 110 for P or NS, 111 for M or S

**Note:** 2 if CC is false, 4+w if CC is true

## CALR CALL RELATIVE

```
CALR [cc,]dst dst = RA
```

```
Operation: if (cc is true) then begin
```

```
SIGN EXTEND dst
   dst
   if (XM) then begin
       SP
                              SP-4
       (SP)
                              PC(7-0)
       (SP+1)
                              PC(15-8)
       (SP+2)
                              PC(23-16)
       (SP+3)
                              PC(31-24)
       PC(31-0)
                              PC(31-0) + dst(31-0)
       end
   else begin
       SP
                              SP - 2
       (SP)
                              PC(7-0)
                              PC(15-8)
       (SP+1)
       PC(15-0)
                              PC(15-0) + dst(15-0)
       end
end
```

A conditional Call transfers program control to the destination address if the setting of a selected flag satisfies the condition code "cc" specified in the instruction; an unconditional call always transfers control to the destination address. The current contents of the Program Counter (PC) are pushed onto the top of the stack; the PC value used is the address of the first instruction byte following the Call instruction. The destination address is then loaded into the PC and points to the first instruction of the called procedure. At the end of a procedure a RETurn instruction is used to return to the original program. These instructions employ either an 8-bit, 16-bit, or 24-bit signed, two's complement displacement from the PC to permit calls within the range of -126 to +129 bytes, -32,765 to +32,770 bytes or -8,388,604 to +8,388,611 bytes from the location of this instruction.

Each of the Zero, Carry, Sign, and Overflow flags can be individually tested and a call performed conditionally on the setting of the flag.

#### Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

Add	ressing	
Mod	ما	

Mode	Syntax	Instruction Format	Time	Note
RA:	CALR CC,addr	11101101 11-cc100 —disp—	note	Χ
	CALR addr	11101101 11001101 —disp—	4+w	Χ
	CALR CC,addr	11011101 11-cc100 -d(low)d(high)	note	Χ
	CALR addr	11011101 11001101 -d(low)d(high)	4+w	Χ
	CALR CC,addr	11111101 11-cc100 -d(low)d(mid)d(high)	note	Χ
	CALR addr	11111101 11001101 -d(low)d(mid) -d(high)	4+w	Χ

Field Encodings: cc: 000 for NZ, 001 for Z, 010 for NC, 011 for C, 100 for PO or NV, 101 for PE or V,

110 for P or NS, 111 for M or S

**Note:** 2 if CC is false, 4+w if CC is true

**Execute** 

#### CCF COMPLEMENT CARRY FLAG

CCF

The Carry flag is inverted.

Flags: S: Unaffected

Z: Unaffected

H: The previous state of the Carry flag

V: Unaffected N: Cleared

C: Set if the Carry flag was clear before the operation; cleared otherwise

Addressing Execute

Mode Syntax Instruction Format Time Note

CCF 00111111 2

#### CP COMPARE (BYTE)

 $CP[A_i]src$  src = R, RX, IM, IR, X

**Operation:** A – src

The source operand is compared with the accumulator and the flags are set accordingly. The contents of the accumulator and the source are unaffected. Two's complement subtraction is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a borrow from bit 4 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if the operands are of different signs and the

result is of the same sign as the source; cleared otherwise

N: Set

C: Set if there is a borrow from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	CP [A,]R	10111-r-	2	
RX:	CP [A,]RX	11y11101 1011110w	2	
IM:	CP [A,]n	11111110 ——n—	2	
IR:	CP [A,](HL)	10111110	2+r	
X:	CP[A,](XY+d)	11y11101 10111110 ——d—	4+r	1

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

# CPW COMPARE (WORD)

CPW [HL,]src src = R, RX, IM, X

**Operation:** HL(15-0) - src(15-0)

The source operand is compared with the HL register and the flags are set accordingly. The contents of the HL register and the source are unaffected. Two's complement subtraction is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a borrow from bit 12 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if the operands are of different signs and the

result is of the same sign as the source; cleared otherwise

N: Se

C: Set if there is a borrow from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	CPW [HL,]R	11101101 101111rr	2	
RX:	CPW [HL,]RX	11y11101 10111111	2	
IM:	CPW [HL,]nn	11101101 10111110 -n(low)- n(high)-	2	
X:	CPW [HL,](XY+d)	11y11101 11111110 ——d—	4+r	1

**Field Encodings:** rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

# CPD COMPARE AND DECREMENT (BYTE)

**CPD** 

Operation:

A - (HL) if (XM) then begin  $\begin{array}{ccc} \text{HL}(31\text{-}0) & \leftarrow & \text{HL}(31\text{-}0) \text{-} 1 \\ \text{end} & & \\ \text{else begin} & & \\ \text{HL}(15\text{-}0) & \leftarrow & & \text{HL}(15\text{-}0) \text{-} 1 \\ \text{end} & & \\ \end{array}$ 

BC(15-0) ← BC(15-0) - 1

This instruction is used for searching strings of byte data. The byte of data at the location addressed by the HL register is compared with the contents of the accumulator and the Sign and Zero flags are set to reflect the result of the comparison. The contents of the accumulator and the memory bytes are unaffected. Two's complement subtraction is performed. Next the HL register is decremented by one, thus moving the pointer to the previous element in the string. The BC register, used as a counter, is then decremented by one.

Flags:

S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero, indicating that the contents of the accumulator and the memory byte are equal; cleared otherwise

Evecute

H: Set if there is a borrow from bit 4 of the result; cleared otherwise

V: Set if the result of decrementing BC is not equal to zero; cleared otherwise

N: Set

C: Unaffected

Addressing Mode

		LXCCUIC	
Syntax	Instruction Format	Time	Note
CPD	11101101 10101001	3+r	Χ

## CPDR COMPARE, DECREMENT AND REPEAT (BYTE)

Execute

**CPDR** 

**Operation:** Repeat until (BC=0 OR match) begin

```
A - (HL)

if (XM) then begin

HL(31-0) ← HL(31-0) - 1

end

else begin

HL(15-0) ← HL(15-0) - 1

end

BC(15-0) ← BC(15-0) - 1

end
```

This instruction is used for searching strings of byte data. The bytes of data starting at the location addressed by the HL register are compared with the contents of the accumulator until either an exact match is found or the string length is exhausted becuase the BC register has decremented to zero. The Sign and Zero flags are set to reflect the result of the comparison. The contents of the accumulator and the memory bytes are unaffected. Two's complement subtraction is performed.

After each comparison, the HL register is decremented by one, thus moving the pointer to the previous element in the string.

The BC register, used as a counter, is then decremented by one. If the result of decrementing the BC register is not zero and no match has been found, the process is repeated. If the contents of the BC register are zero at the start of this instruction, a string length of 65,536 is indicated.

This instruction can be interrupted after each execution of the basic operation. The PC value at the start of this instruction is pushed onto the stack so that the instruction can be resumed.

#### Flags:

- S: Set if the last result is negative; cleared otherwise
- Z: Set if the last result is zero, indicating a match; cleared otherwise
- H: Set if there is a borrow from bit 4 of the last result; cleared otherwise
- V: Set if the result of decrementing BC is not equal to zero; cleared otherwise
- N: Set
- C: Unaffected

#### Addressing Mode

		LACOULC	
Syntax	Instruction Format	Time	Note
CPDR	11101101 10111001	(3+r)n	Χ

# CPI COMPARE AND INCREMENT (BYTE)

CPI

Operation:

A - (HL) if (XM) then begin

 $HL(31-0) \leftarrow HL(31-0) + 1$ 

end

else begin

 $HL(15-0) \leftarrow HL(15-0) + 1$ 

end

 $BC(15-0) \leftarrow BC(15-0) - 1$ 

This instruction is used for searching strings of byte data. The byte of data at the location addressed by the HL register is compared with the contents of the accumulator and the Sign and Zero flags are set to reflect the result of the comparison. The contents of the accumulator and the memory bytes are unaffected. Two's complement subtraction is performed. Next the HL register is incremented by one, thus moving the pointer to the next element in the string. The BC register, used as a counter, is then decremented by one.

Flags:

S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero, indicating that the contents of the accumulator and the memory byte are equal; cleared otherwise

**Execute** 

H: Set if there is a borrow from bit 4 of the result; cleared otherwise

V: Set if the result of decrementing BC is not equal to zero; cleared otherwise

N: Set

C: Unaffected

Addressing Mode

Syntax	Instruction Format	Time	Note
CPI	11101101 10100001	3+r	Χ

### CPIR COMPARE, INCREMENT AND REPEAT (BYTE)

**CPIR** 

```
Operation:
```

```
Repeat until (BC=0 OR match) begin A - (HL) if (XM) then begin HL(31-0) \leftarrow HL(31-0) + 1 end else begin HL(15-0) \leftarrow HL(15-0) + 1 end BC(15-0) \leftarrow BC(15-0) - 1 end
```

This instruction is used for searching strings of byte data. The bytes of data starting at the location addressed by the HL register are compared with the contents of the accumulator until either an exact match is found or the string length is exhausted becuase the BC register has decremented to zero. The Sign and Zero flags are set to reflect the result of the comparison. The contents of the accumulator and the memory bytes are unaffected. Two's complement subtraction is performed.

After each comparison, the HL register is incremented by one, thus moving the pointer to the next element in the string. The BC register, used as a counter, is then decremented by one. If the result of decrementing the BC register is not zero and no match has been found, the process is repeated. If the contents of the BC register are zero at the start of this instruction, a string length of 65,536 is indicated.

This instruction can be interrupted after each execution of the basic operation. The PC value at the start of this instruction is pushed onto the stack so that the instruction can be resumed.

#### Flags:

- S: Set if the last result is negative; cleared otherwise
- Z: Set if the last result is zero, indicating a match; cleared otherwise
- H: Set if there is a borrow from bit 4 of the last result; cleared otherwise
- V: Set if the result of decrementing BC is not equal to zero; cleared otherwise
- N: Set
- C: Unaffected

Addressing	j
Mode	

		LACCULE	
Syntax	Instruction Format	Time	Note
CPIR	11101101 10110001	(3+r)n	Χ

Evecute

**Execute** 

# CPL COMPLEMENT ACCUMULATOR

CPL [A]

The contents of the accumulator are complemented (one's complement); all 1s are changed

to 0 and vice-versa.

Flags: S: Unaffected

Z: Unaffected

H: Set

V: Unaffected

N: Set

C: Unaffected

**Addressing** 

Mode Syntax Instruction Format Time Note

CPL [A] 00101111 2

5-40 DC-8297-03

# CPLW COMPLEMENT HL REGISTER (WORD)

**Execute** 

CPLW [HL]

**Operation:**  $HL(15-0) \leftarrow NOT HL(15-0)$ 

The contents of the HL register are complemented (ones complement); all 1s are changed

to 0 and vice-versa.

Flags: S: Unaffected

Z: Unaffected

H: Set

V: Unaffected

N: Set

C: Unaffected

Addressing

Mode Syntax Instruction Format Time Note

CPLW [HL] 11011101 00101111 2

### DAA DECIMAL ADJUST ACCUMULATOR

DAA

**Operation:** A ← Decimal Adjust A

The accumulator is adjusted to form two 4-bit BCD digits following a binary, two's complement addition or subtraction on two BCD-encoded bytes. The table below indicates the operation performed for addition (ADD, ADC, INC) or subtraction (SUB, SBC, DEC, NEG).

Operation	C Before DAA	Hex Value Upper Digit (Bits 7-4)	H Before DAA	Hex Value Lower Digit (Bits 3-0)	Number Added to Byte	C After DAA	H After DAA
	0	0-9	0	0-9	00	0	0
	0	0-8	0	A-F	06	0	1
ADD	0	0-9	1	0-3	06	0	0
ADC	0	A-F	0	0-9	60	1	0
INC	0	9-F	0	A-F	66	1	1
(N=0)	0	A-F	1	0-3	66	1	0
	1	0-2	0	0-9	60	1	0
	1	0-2	0	A-F	66	1	1
	1	0-3	1	0-3	66	1	0
SUB							
SBC	0	0-9	0	0-9	00	0	0
DEC	0	0-8	1	6-F	FA	0	1
NEG	1	7-F	0	0-9	Α0	1	0
(N=1)	1	6-F	1	6-F	9A	1	1

Flags:

- S: Set if the most significant bit of the result is set; cleared otherwise
- Z: Set if the result is zero; cleared otherwise
- H: See table above
- P: Set if the parity of the result is even; cleared otherwise
- N: Not affected

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
	DAA	00100111	3	

5-42 DC-8297-03

#### **DDIR DECODER DIRECTIVE**

DDIR mode mode = W or LW, IB or IW

Operation: None, decoder directive only

This is not an instruction, but rather a directive to the instruction decoder.

The instruction decoder may be directed to fetch an additional byte or word of immediate data or address with the instruction, as well as tagging the instruction for execution in either Word or Long Word mode. All eight combinations of the two options are supported, as shown in the encoding below. Instructions which do not support decoder directives are assembled by the instruction decoder as if the decoder directive were not present.

The IB decoder directive causes the decoder to fetch an additional byte immediately after the existing immediate data or direct address, and in front of any trailing opcode bytes (with instructions starting with DD-CB or FD-CB, for example).

Likewise, the IW decoder directive causes the decoder to fetch an additional word immediately after the existing immediate data or direct address, and in front of any trailing opcode bytes.

Byte ordering within the instruction follows the usual convention; least significant byte first, followed by more significant bytes. More-significant immediate data or direct address bytes not specified in the instruction are taken as all zeros by the processor.

The W decoder directive causes the instruction decoder to tag the instruction for execution in Word mode. This is useful while the Long Word (LW) bit in the Select Register (SR) is set, but 16-bit data manipulation is required for this instruction.

The LW decoder directive causes the instruction decoder to tag the instruction for execution in Long Word mode. This is useful while the LW bit in the SR is cleared, but 32-bit data manipulation is required for this instruction.

Flags:

S: Unaffected Z: Unaffected H: Unaffected V: Unaffected N: Unaffected Unaffected

C:

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
	DDIR mode	11w11101 110000im	0	

#### Field Encodings:

wim: 000 W	Word mode
001 IB,W	Immediate byte, Word mode
010 IW,W	Immediate word, Word mode
011 IB	Immediate byte
100 LW	Long Word mode
101 IB,LW	Immediate byte, Long Word mode
110 IW,LW	Immediate word, Long Word mode
111 IW	Immediate word

#### DEC DECREMENT (BYTE)

DEC dst dst = R, RX, IR, X

**Operation:**  $dst \leftarrow dst - 1$ 

The destination operand is decremented by one and the result is stored in the destination.

Two's complement subtraction is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a borrow from bit 4 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if the destination was 80H; cleared otherwise

N: Set

C: Unaffected

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	DEC R	00-r-101	note	
RX:	DEC RX	11y11101 0010w101	2	
IR:	DEC (HL)	00110101	2+r+w	
X:	DEC (XY+d)	11y11101 00110101 ——d—	4+r+w	1

**Field Encodings:** r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

**Note:** 2 for accumulator, 3 for any other register

# DEC[W] DECREMENT (WORD)

DEC[W] dstdst = R, RX

Operation: if (XM) then begin

 $dst(31-0) \leftarrow dst(31-0) - 1$ 

end

else begin

 $dst(15-0) \leftarrow dst(15-0) - 1$ 

end

The destination operand is decremented by one and the result is stored in the destination. Two's complement subtraction is performed. Note that the length of the operand is controlled by the Extended/Native mode selection, which is consistent with the manipulation of an address by the instruction.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	DEC[W] R	00rr1011	2	Χ
RX:	DEC[W] RX	11y11101 00101011	2	Χ

Field Encodings: rr: 00 for BC, 01 for DE, 10 for HL, 11 for SP

y: 0 for IX, 1 for IY

## DI DISABLE INTERRUPTS

DI [n]

Operation:

```
if (n is present) then begin
    for i=1 to 4 begin
        if (n(i) = 1) then begin
                                 0
            IER(i-1)
            end
        end
    if (n(0) = 1) then begin
        SR(5)
                                 0
        end
    end
else begin
    SR(5)
                                 0
    end
```

If an argument is present, disable the selected interrupts by clearing the appropriate enable bits in the Interrupt Enable Register, and then clear the Interrupt Enable Flag (IEF1) in the Select Register (SR) if the least-significant bit of the argument is set, disabling maskable interrupts. Bits 7-5 of the argument are ignored.

If no argument is present, IEF1 in the SR is set to 0, disabling maskable interrupts.

Note that during execution of this instruction the maskable interrupts are not sampled.

#### Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

### Addressing Mode

		Execute	
Syntax	Instruction Format	Time	Note
DI	11110011	2	
DI n	11011101 11110011 —n——	2	

### DIVUW DIVIDE UNSIGNED (WORD)

DIVUW  $[HL_i]$ src src = R, RX, IM, X

**Operation:**  $HL(15-0) \leftarrow HL / src$ 

 $HL(31-16) \leftarrow remainder$ 

The contents of the HL register (dividend) are divided by the source operand (divisor) and the quotient is stored in the lower word of the HL register; the remainder is stored in the upper word of the HL register. The contents of the source are unaffected. Both operands are treated as unsigned, binary integers. There are three possible outcomes of the DIVUW instruction, depending on the division and the resulting quotient:

**Case 1:** If the quotient is less than 65536, then the quotient is left in the HL register, the Overflow and Sign flags are cleared to 0, and the Zero flag is set according to the value of the quotient.

**Case 2:** If the divisor is zero, the HL register is unchanged, the Zero and Overflow flags are set to 1, and the Sign flag is cleared to 0.

**Case 3:** If the quotient is greater than or equal to 65536, the HL register is unchanged, the Overflow flag is set to 1, and the Sign and Zero flags are cleared to 0.

Flags: S: Cleared

Z: Set if the quotient or divisor is zero; cleared otherwise

H: Unaffected

V: Set if the divisor is zero or if the computed quotient is greater than or equal to 65536; cleared otherwise

N: Unaffected C: Unaffected

Addressing			Execu	te
Mode	Syntax	Instruction Format	Time	Note
R:	DIVUW [HL,]R	11101101 11001011 101110rr	20	
RX:	DIVUW [HL,]RX	11101101 11001011 1011110y	20	
IM:	DIVUW [HL,]nn	11101101 11001011 10111111 -n(low)n(high)	20	
X:	DIVUW [HL,](XY+d)	11y11101 11001011 ——d— 10111010	22+r	I

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

### DJNZ DECREMENT AND JUMP IF NON-ZERO

```
DJNZ dst dst = RA
```

Operation:

The B register is decremented by one. If the result is non-zero, then the destination address is calculated and then loaded into the Program Counter (PC). Control then passes to the instruction whose address is pointed to by the PC. When the B register reaches zero, control falls through to the instruction following DJNZ. This instruction provides a simple method of loop control.

The destination address is calculated using Relative addressing. The displacement in the instruction is added to the PC; the PC value used is the address of the instruction following the DJNZ instruction.

These instructions employ either an 8-bit, 16-bit, or 24-bit signed, two's complement displacement from the PC to permit jumps within a range of -126 to +129 bytes, -32,765 to +32,770 bytes, or -8,388,604 to +8,388,611 bytes from the location of this instruction.

Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

Addressing

, .aa. 000g				
Mode	Syntax	Instruction Format	Time	Note
RA:	DJNZ addr	00010000 —disp—	note	Χ
	DJNZ addr	11011101 00010000 -d(low)d(high)	note	Χ
	DJNZ addr	11111101 00010000 -d(low)d(mid)d(high)	note	Χ

**Note:** 3 if branch not taken, 4 if branch taken

Execute

#### EI ENABLE INTERRUPTS

EI [n]

#### Operation:

```
if (n is present) then begin
    for i=1 to 4 begin
        if (n(i) = 1) then begin
            IER(i-1)
                                 1
            end
        end
    if (n(0) = 1) then begin
        SR(5)
                                 1
        end
    end
else begin
    SR(5)
                                 1
    end
```

If an argument is present, enable the selected interrupts by setting the appropriate enable bits in the Interrupt Enable Register, and then set the Interrupt Enable Flag (IEF1) in the Select Register (SR) if the least-significant bit of the argument is set, enabling maskable interrupts. Bits 7-5 of the argument are ignored.

If no argument is present, IEF1 in the SR is set to 1, enabling maskable interrupts.

Note that during the execution of this instruction and the following instruction, maskable interrupts are not sampled.

#### Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

### Addressing Mode

		Execute	
Syntax	Instruction Format	Time	Note
EI	11111011	2	
El n	11011101 11111011 —n——	2	

#### EX

#### **EXCHANGE ACCUMULATOR/FLAG WITH ALTERNATE BANK**

EX AF, AF'

**Operation:**  $SR(0) \leftarrow NOT SR(0)$ 

Bit 0 of the Select Register (SR), which controls the selection of primary or alternate bank for the accumulator and flag register, is complemented, thus effectively exchanging the

**Execute** 

accumulator and flag registers between the two banks.

**Flags:** S: Value in F'

Z: Value in F'
H: Value in F'
V: Value in F'
N: Value in F'
C: Value in F'

Addressing

Mode Syntax Instruction Format Time Note

EX AF, AF' 00001000 3

### EX EXCHANGE ADDRESSING REGISTER WITH TOP OF STACK

 $EX (SP)_t dst = HL_t IX_t IY$ 

**Operation:** if (LW) then begin

 $(SP+3) \leftrightarrow dst(31-24)$  $(SP+2) \leftrightarrow dst(23-16)$ 

end

 $\begin{array}{lll} \text{(SP+1)} & \leftrightarrow & \text{dst(15-8)} \\ \text{(SP)} & \leftrightarrow & \text{dst(7-0)} \end{array}$ 

The contents of the destination register are exchanged with the top of the stack. In Long Word mode this exchange is two words; otherwise it is one word.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing **Execute** Mode Time **Syntax Instruction Format** Note R: EX (SP),HL 11100011 3+r+w L EX (SP),XY 11y11101 11100011 3+r+wL

Field Encodings: y: 0 for IX, 1 for IY

# EX EXCHANGE REGISTER (WORD)

EX dst,src dst = R, RXsrc = R, RX

**Operation:** if (LW) then begin

 $dst(31-0) \leftrightarrow src(31-0)$ 

end

else begin

 $dst(15-0) \leftrightarrow src(15-0)$ 

end

The contents of the destination are exchanged with the contents of the source.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	EX BC,DE	11101101 00000101	3	L
	EX BC,HL	11101101 00001101	3	L
	EX DE,HL	11101011	3	L
RX:	EX R,RX	11101101 00rry011	3	L
	FX IX.IY	11101101 00101011	3	1

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

# **EX EXCHANGE REGISTER WITH ALTERNATE REGISTER (BYTE)**

EX dst, src src = R

**Operation:**  $dst \leftrightarrow src$ 

The contents of the destination are exchanged with the contents of the source, where the destination is a register in the primary bank and the source is the corresponding register in

the alternate bank

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute

Mode Syntax Instruction Format Time Note

**R:** EX R,R' 11001011 00110-r- 3

Field Encoding: r: per convention

#### EX

#### **EXCHANGE REGISTER WITH ALTERNATE REGISTER (WORD)**

EX dst, src src = R, RX

**Operation:** if (LW) then begin

 $dst(31-0) \leftrightarrow src(31-0)$ 

end

else begin

 $dst(15-0) \leftrightarrow src(15-0)$ 

end

The contents of the destination are exchanged with the contents of the source, where the destination is a word register in the primary bank and the source is the corresponding word register in the alternate bank.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing **Execute** Mode **Syntax Instruction Format** Time Note EX R,R' R: 11101101 11001011 001100rr 3 11101101 11001011 0011010y RX: EX RX,RX' 3 L

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

## EX EXCHANGE WITH ACCUMULATOR

Note

EX A, src src = R, IR

**Operation:**  $dst \leftrightarrow src$ 

The contents of the accumulator are exchanged with the contents of the source.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute Mode Syntax Instruction Format Time

**R:** EX A,R 11101101 00-r-111 3 IR: EX A,(HL) 11101101 00110111 3+r+w

**Field Encodings:** r: per convention

Note

#### **EXALL**

#### **EXCHANGE ALL REGISTERS WITH ALTERNATE BANK**

**EXALL** 

**Operation:**  $SR(24) \leftarrow NOT SR(24)$ 

 $SR(16) \leftarrow NOT SR(16)$  $SR(8) \leftarrow NOT SR(8)$ 

Bits 8, 16, and 24 of the Select Register (SR), which control the selection of primary or alternate bank for the BC, DE, HL, IX, and IY registers, are complemented, thus effectively exchanging the BC, DE, HL, IX, and IY registers between the two banks.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute Mode Syntax Instruction Format Time

EXALL 11101101 11011001 3

### EXTS EXTEND SIGN (BYTE)

EXTS [A]

HL(31-16)

end

end

The contents of the accumulator, considered as a signed, two's complement integer, are sign-extended to 16 bits and the result is stored in the HL register. The contents of the accumulator are unaffected. This instruction is useful for conversion of short signed operands into longer signed operands.

**Execute** 

#### Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

#### **Addressing**

 Mode
 Syntax
 Instruction Format
 Time
 Note

 EXTS [A]
 11101101 01100101
 3
 L

FFFFh

# EXTSW EXTEND SIGN (WORD)

EXTSW [HL]

**Operation:** If (HL(15)=0) then begin

 $HL(31-16) \leftarrow 0000h$ 

end

else begin

 $HL(31-16) \leftarrow FFFFh$ 

end

The contents of the low word of the HL register, considered as a signed, two's complement integer, are sign-extended to 32 bits in the HL register. This instruction is useful for conversion of 16-bit signed operands into 32-bit signed operands.

**Execute** 

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Mode

Syntax Instruction Format Time Note

EXTSW [HL] 11101101 01110101 3

### **EXCHANGE REGISTERS WITH ALTERNATE BANK**

 $\mathsf{EXX}$ 

Operation:  $SR(8) \leftarrow NOT SR(8)$ 

> Bit 8 of the Select Register (SR), which controls the selection of primary or alternate bank for the BC, DE, and HL registers, is complemented, thus effectively exchanging the BC, DE,

and HL registers between the two banks.

S: Unaffected Flags:

Z: Unaffected H: Unaffected V: Unaffected N: Unaffected C: Unaffected

Addressing

**Execute** Mode **Syntax Instruction Format** Time Note

> $\mathsf{EXX}$ 11011001 3

#### **EXXX**

#### **EXCHANGE IX REGISTER WITH ALTERNATE BANK**

**EXXX** 

Operation:  $SR(16) \leftarrow NOT SR(16)$ 

> Bit 16 of the Select Register (SR), which controls the selection of primary or alternate bank for the IX register, is complemented, thus effectively exchanging the IX register between the

> > Note

two banks.

S: Unaffected Flags:

Z: Unaffected H: Unaffected V: Unaffected N: Unaffected C: Unaffected

Addressing

**Execute** Mode **Syntax Instruction Format Time** 

EXXX 11011101 11011001 3

5-60

Note

#### **EXXY EXCHANGE IY REGISTER WITH ALTERNATE BANK**

**EXXY** 

Operation:  $SR(24) \leftarrow NOT SR(24)$ 

> Bit 24 of the Select Register (SR), which controls the selection of primary or alternate bank for the IY register, is complemented, thus effectively exchanging the IY register between the

two banks.

S: Unaffected Flags:

Z: Unaffected H: Unaffected V: Unaffected N: Unaffected C: Unaffected

Addressing

**Execute** Mode **Syntax Instruction Format** Time

EXXY 11111101 11011001 3

#### HALT HALT

**HALT** 

**Operation:** CPU Halts

The CPU operation is suspended until either an interrupt request or reset request is received. This instruction is used to synchronize the CPU with external events, preserving its state until an interrupt or reset request is accepted. After an interrupt is serviced, the instruction following HALT is executed. While the CPU is halted, memory refresh cycles still occur, and bus requests are honored. When this instruction is executed the signal /HALT is asserted and remains asserted until an interrupt or reset request is accepted.

**Execute** 

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Mode

Syntax Instruction Format Time Note

HALT 01110110 2

### IM INTERRUPT MODE SELECT

IM p = 0, 1, 2, 3

**Operation:**  $SR(4-3) \leftarrow p$ 

The interrupt mode of operation is set to one of four modes. (See Chapter 6 for a description of the various modes for responding to interrupts). The current interrupt mode can be read from the Solant Register (SR)

from the Select Register (SR).

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute

Mode Syntax Instruction Format Time Note

IM p 11101101 010pp110 4

Field Encodings: pp: 00 for Mode 0, 01 for Mode 3, 10 for Mode 1, 11 for Mode 2

#### IN INPUT (BYTE)

IN  $dst_{,}(C)$  dst = R

**Operation:**  $dst \leftarrow (C)$ 

The byte of data from the selected peripheral is loaded into the destination register. During the I/O transaction, the contents of the 32-bit BC register are placed on the address bus.

**Flags:** S: Set if the input data is negative; cleared otherwise

Z: Set if the input data is zero; cleared otherwise

H: Cleared

P: Set if the input data has even parity; cleared otherwise

N: Cleared C: Unaffected

 Addressing
 Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 R:
 IN R,(C)
 11101101 01-r-000
 2+i

Field Encodings: r: per convention

5-64

## INW INPUT (WORD)

INW  $dst_{,}(C)$  dst = R

**Operation:**  $dst(15-0) \leftarrow (C)$ 

The word of data from the selected peripheral is loaded into the destination register. During the I/O transaction, the contents of the 32-bit BC register are placed on the address bus.

**Flags:** S: Set if the input data is negative; cleared otherwise

Z: Set if the input data is zero; cleared otherwise

H: Cleared

P: Set if the input data has even parity; cleared otherwise

N: Cleared C: Unaffected

 Addressing
 Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 R:
 INW R,(C)
 11011101 01rrr000
 2+i

Field Encodings: rrr: 000 for BC, 010 for DE, 111 for HL

Note

# IN INPUT ACCUMULATOR

IN A,(n)

**Operation:** A  $\leftarrow$  (n)

The byte of data from the selected peripheral is loaded into the accumulator. During the I/O transaction, the 8-bit peripheral address from the instruction is placed on the low byte of the address bus, the contents of the accumulator are placed on address lines A15-A8, and the high-order address lines are all zeros.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute Mode Syntax Instruction Format Time

IN A,(n) 11011011 ——n— 3+i

5-66

### IN0 INPUT (FROM PAGE 0)

IN0  $dst_{i}(n)$  dst = R

**Operation:**  $dst \leftarrow (n)$ 

The byte of data from the selected on-chip peripheral is loaded into the destination register. No external I/O transaction will be generated as a result of this instruction, although the I/O address will appear on the address bus while this internal read is occurring. The peripheral address is placed on the low byte of the address bus and zeros are placed on all other address lines. When the second opcode byte is 30h no data is stored in a destination; only the flags are updated.

**Flags:** S: Set if the input data is negative; cleared otherwise

Z: Set if the input data is zero; cleared otherwise

H: Cleared

P: Set if the input data has even parity; cleared otherwise

N: Cleared C: Unaffected

 Addressing
 Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 R:
 INO R,(n)
 11101101 00 -r- 000 ---n 3+i

 none:
 INO (n
 11101101 00110000 ---n 3+i

Field Encodings: r: per convention

Note

# INA INPUT DIRECT FROM PORT ADDRESS (BYTE)

INA A,(nn)

**Operation:** A  $\leftarrow$  (nn)

The byte of data from the selected peripheral is loaded into the accumulator. During the I/O transaction, the peripheral address from the instruction is placed on the address bus. Any bytes of address not specified in the instruction are driven on the address lines as all

zeros.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute
Mode Syntax Instruction Format Time

INA A,(nn) 11101101 11011011 -n(low)- -n(high) 3+i I

5-68

Note

### INAW INPUT DIRECT FROM PORT ADDRESS (WORD)

INAW HL,(nn)

**Operation:**  $HL(15-0) \leftarrow (nn)$ 

The word of data from the selected peripheral is loaded into the HL register. During the I/O transaction, the peripheral address from the instruction is placed on the address bus. Any bytes of address not specified in the instruction are driven on the address lines as all

zeros.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute
Mode Syntax Instruction Format Time

INAW HL,(nn) 11111101 11011011 -n(low)- -n(high) 3+i I

# INC INCREMENT (BYTE)

INC dst dst = R, RX, IR, X

**Operation:**  $dst \leftarrow dst + 1$ 

The destination operand is incremented by one and the sum is stored in the destination.

Two's complement addition is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a carry from bit 3 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if the destination was 7FH; cleared otherwise

N: Cleared C: Unaffected

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	INC R	00-r-100	note	
RX:	INC RX	11y11101 0010w100	2	
IR:	INC (HL)	00110100	2+r+w	
X:	INC (XY+d)	11y11101 00110100 ——d—	4+r+w	1

**Field Encodings:** r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

**Note:** 2 for accumulator, 3 for any other register

## INC[W] INCREMENT (WORD)

INC[W] dst dst = R, RX

**Operation:** if (XM) then begin

dst(31-0) < dst(31-0) + 1

end

else begin

 $dst(15-0) \leftarrow dst(15-0) + 1$ 

end

The destination operand is incremented by one and the sum is stored in the destination. Two's complement addition is performed. Note that the length of the operand is controlled by the Extended/Native mode selection, which is consistent with the manipulation of an address by the instruction.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing **Execute** Mode **Syntax Instruction Format** Time Note R: INC[W] R 00rr0011 2 Χ Χ RX: INC[W] RX 11y11101 00100011 2

Field Encodings: rr: 00 for BC, 01 for DE, 10 for HL, 11 for SP

y: 0 for IX, 1 for IY

# IND INPUT AND DECREMENT (BYTE)

IND

**Operation:** (HL)  $\leftarrow$  (C)

 $\begin{array}{ccc} B & \leftarrow & B-1 \\ HL & \leftarrow & HL-1 \end{array}$ 

This instruction is used for block input of strings of data. During the I/O transaction the 32-bit BC register is placed on the address bus. Note that the B register contains the loop count for this instruction so that A15-A8 are not useable as part of a fixed port address.

First the byte of data from the selected peripheral is loaded into the memory location addressed by the HL register. Then the B register, used as a counter, is decremented by one. The HL register is then decremented by one, thus moving the pointer to the next destination for the input.

Flags: S: Unaffected

Z: Set if the result of decrementing B is zero; cleared otherwise

H: Unaffected V: Unaffected N: Set

N: Set

C: Unaffected

 Addressing
 Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 IND
 11101101 10101010
 2+i+w

#### **INDW INPUT AND DECREMENT (WORD)**

**Execute** 

**INDW** 

Operation:

(HL)  $\leftarrow$  (DE)

BC(15-0)  $\leftarrow$  BC(15-0) - 1 HL  $\leftarrow$  HL – 2

This instruction is used for block input of strings of data. During the I/O transaction the 32bit DE register is placed on the address bus.

First the word of data from the selected peripheral is loaded into the memory location addressed by the HL register. Then the BC register, used as a counter, is decremented by one. The HL register is then decremented by two, thus moving the pointer to the next destination for the input.

Flags:

Unaffected S:

Z: Set if the result of decrementing BC is zero; cleared otherwise

H: Unaffected V: Unaffected N: Set

Unaffected C:

Addressing

Mode **Syntax Instruction Format** Time **Note** 

INDW 11101101 11101010 2+i+w

# INDR INPUT, DECREMENT AND REPEAT (BYTE)

**INDR** 

Operation:

repeat until (B=0) begin (HL)  $\leftarrow$  (C) B  $\leftarrow$  B - 1 HL  $\leftarrow$  HL - 1 end

This instruction is used for block input of strings of data. The string of input data from the selected peripheral is loaded into memory at consecutive addresses, starting with the location addressed by the HL register and decreasing. During the I/O transaction the 32-bit BC register is placed on the address bus. Note that the B register contains the loop count for this instruction so that A15-A8 are not useable as part of a fixedport address.

First the byte of data from the selected peripheral is loaded into the memory location addressed by the HL register. Then the B register, used as a counter, is decremented by one. The HL register is then decremented by one, thus moving the pointer to the next destination for the input. If the result of decrementing the B register is 0, the instruction is terminated, otherwise the sequence is repeated. If the B register contains 0 at the start of the execution of this instruction, 256 bytes are input.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value at the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

Flags:

S: Unaffected

Z: Set if the result of decrementing B is zero; cleared otherwise

H: Unaffected V: Unaffected

N: Set

C: Unaffected

Addressing Mode 
 Syntax
 Instruction Format
 Time

 INDR
 11101101 101111010
 n X (2+i+w)

5-74

Note

## INDRW INPUT, DECREMENT AND REPEAT (WORD)

**INDRW** 

Operation:

repeat until (BC=0) begin (HL)  $\leftarrow$  (DE) BC(15-0)  $\leftarrow$  BC(15-0) - 1 HL  $\leftarrow$  HL - 2

end

This instruction is used for block input of strings of data. The string of input data from the selected peripheral is loaded into memory at consecutive addresses, starting with the location addressed by the HL register and decreasing. During the I/O transaction the 32-bit DE register is placed on the address bus.

First the BC register, used as a counter, is decremented by one. First the word of data from the selected peripheral is loaded into the memory location addressed by the HL register. Then the BC register, used as a counter, is decremented by one. The HL register is then decremented by two, thus moving the pointer to the next destination for the input. If the result of decrementing the BC register is 0, the instruction is terminated, otherwise the sequence is repeated. If the BC register contains 0 at the start of the execution of this instruction, 65536 bytes are input.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value at the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

Flags:

S: Unaffected

Z: Set if the result of decrementing BC is zero; cleared otherwise

H: UnaffectedV: UnaffectedN: Set

iv: Set

C: Unaffected

Addressing Mode

Syntax Instruction Format INDRW 11101101 11111010

Execute Time n X (2+i+w)

Note

### INI **INPUT AND INCREMENT (BYTE)**

INI

Operation:

(HL)  $\leftarrow$  (C) ← B – 1 В HL ← HL + 1

This instruction is used for block input of strings of data. During the I/O transaction the 32bit BC register is placed on the address bus. Note that the B register contains the loop count for this instruction so that A15-A8 are not useable as part of a fixed port address.

First the byte of data from the selected peripheral is loaded into the memory location addressed by the HL register. Then the B register, used as a counter, is decremented by one. The HL register is then incremented by one, thus moving the pointer to the next destination for the input.

Flags:

S: Unaffected

Z: Set if the result of decrementing B is zero; cleared otherwise

H: Unaffected V: Unaffected N: Set

Unaffected C:

Addressing Mode

**Syntax Instruction Format** INI

**Execute Time** 

**Note** 

11101101 10100010

# INIW INPUT AND INCREMENT (WORD)

**Execute** 

INIW

Operation: (HI

 $(HL) \qquad \leftarrow \quad (DE)$ 

 $\begin{array}{lll} BC(15\text{-}0) & \leftarrow & BC(15\text{-}0) - 1 \\ HL & \leftarrow & HL + 2 \end{array}$ 

This instruction is used for block input of strings of data.

During the I/O transaction the 32-bit DE register is placed on the address bus.

First the word of data from the selected peripheral is loaded into the memory location addressed by the HL register. Then the BC register, used as a counter, is decremented by one. The HL register is then incremented by two, thus moving the pointer to the next destination for the input.

Flags:

S: Unaffected

Z: Set if the result of decrementing BC is zero; cleared otherwise

H: Unaffected V: Unaffected

N: Set

C: Unaffected

Addressing

Mode Syntax Instruction Format Time Note

INIW 11101101 11100010 2+i+w

# INIR INPUT, INCREMENT AND REPEAT (BYTE)

**INIR** 

Operation:

repeat until (B=0) begin (HL)  $\leftarrow$  (C) B  $\leftarrow$  B - 1 HL  $\leftarrow$  HL + 1 end

This instruction is used for block input of strings of data. The string of input data from the selected peripheral is loaded into memory at consecutive addresses, starting with the location addressed by the HL register and increasing. During the I/O transaction the 32-bit BC register is placed on the address bus. Note that the B register contains the loop count for this instruction so that A(15-8) are not useable as part of a fixedport address.

First the byte of data from the selected peripheral is loaded into the memory location addressed by the HL register. Then the B register, used as a counter, is decremented by one. The HL register is then incremented by one, thus moving the pointer to the next destination for the input. If the result of decrementing the B register is 0, the instruction is terminated, otherwise the sequence is repeated. If the B register contains 0 at the start of the execution of this instruction, 256 bytes are input.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value at the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

Flags:

S: Unaffected

Z: Set if the result of decrementing B is zero; cleared otherwise

H: UnaffectedV: UnaffectedN: Set

iv: Set

C: Unaffected

Addressing Mode 
 Syntax
 Instruction Format
 Time
 Note

 INIR
 11101101 10110010
 n X (2+i+w)

## INIRW INPUT, INCREMENT AND REPEAT (WORD)

**INIRW** 

Operation:

```
repeat until (BC=0) begin 

(HL) \leftarrow (DE) 

BC(15-0) \leftarrow BC(15-0) - 1 

HL \leftarrow HL + 2 

end
```

This instruction is used for block input of strings of data. The string of input data from the selected peripheral is loaded into memory at consecutive addresses, starting with the location addressed by the HL register and increasing. During the I/O transaction the 32-bit DE register is placed on the address bus.

First the word of data from the selected peripheral is loaded into the memory location addressed by the HL register. Then the BC register, used as a counter, is decremented by one. The HL register is then incremented by two, thus moving the pointer to the next destination for the input. If the result of decrementing the BC register is 0, the instruction is terminated, otherwise the sequence is repeated. If the BC register contains 0 at the start of the execution of this instruction, 65536 bytes are input.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value at the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

Flags:

- S: Unaffected
- Z: Set if the result of decrementing BC is zero; cleared otherwise
- H: Unaffected
- V: Unaffected
- N: Set
- C: Unaffected

Addressing Mode

		Execute	
Syntax	Instruction Format	Time	Note
INIRW	11101101 11110010	n X (2+i+w)	

#### JP JUMP

JP[cc,]dst dst = IR, DA

Operation: if (

```
\begin{array}{ll} \text{if (cc is TRUE) then begin} \\ & \text{if (XM) then begin} \\ & \text{PC(31-0)} & \leftarrow & \text{dst(31-0)} \\ & \text{end} \\ & \text{else begin} \\ & \text{PC(15-0)} & \leftarrow & \text{dst(15-0)} \\ & \text{end} \\ & \text{end} \end{array}
```

A conditional jump transfers program control to the destination address if the setting of a selected flag satisfies the condition code "cc" specified in the instruction; an unconditional jump always transfers control to the destination address. If the jump is taken, the Program Counter (PC) is loaded with the destination address; otherwise the instruction following the Jump instruction is executed.

Each of the Zero, Carry, Sign, and Overflow flags can be individually tested and a jump performed conditionally on the setting of the flag.

When using DA mode with the JP instruction, the operand is not enclosed in parentheses.

Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
IR:	JP (HL)	11101001	2	Χ
	JP (XY)	11y11101 11101001	2	Χ
DA:	JP CC,addr	11-cc010 -a(low)a(high)	2	I, X
	JP addr	11000011 -a(low)a(high)	2	I, X

Field Encodings: y: 0 for IX, 1 for IY

cc: 000 for NZ, 001 for Z, 010 for NC, 011 for C, 100 for PO/NV, 101 for PE/V, 110 for

P/NS,111 for M/S

#### JR JUMP RELATIVE

 $JR [cc_i]dst$  dst = RA

Operation:

```
\begin{array}{ll} \text{if (cc is TRUE) then begin} \\ & \text{dst} \leftarrow \text{SIGN EXTEND dst} \\ & \text{if (XM) then begin} \\ & \text{PC(31-0)} & \leftarrow & \text{PC(31-0)} + \text{dst(31-0)} \\ & \text{end} \\ & \text{else begin} \\ & \text{PC(15-0)} & \leftarrow & \text{PC(15-0)} + \text{dst(15-0)} \\ & \text{end} \\ & \text{end} \end{array}
```

A conditional Jump transfers program control to the destination address if the setting of a selected flag satisfies the condition code "cc" specified in the instruction; an unconditional Jump always transfers control to the destination address. Either the Zero or Carry flag can be tested for the conditional Jump. If the jump is taken, the Program Counter (PC) is loaded with the destination address; otherwise the instruction following the Jump Relative instruction is executed.

The destination address is calculated using relative addressing. The displacement in the instruction is added to the PC value for the instruction following the JR instruction, not the value of the PC for the JR instruction.

These instructions employ either an 8-bit, 16-bit, or 24-bit signed, two's complement displacement from the PC to permit jumps within a range of -126 to +129 bytes, -32,765 to +32,770 bytes, or -8,388,604 to +8,388,611 bytes from the location of this instruction.

Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
RA:	JR CC,addr	001cc000 —disp—	2	Χ
	JR addr	00011000 —disp—	2	Χ
	JR CC,addr	11011101 001cc000 -d(low)d(high)	2	Χ
	JR addr	11011101 00011000 -d(low)d(high)	2	Χ
	JR CC,addr	11111101 001cc000 -d(low)d(mid)d(high)	2	Χ
	JR addr	11111101 00011000 -d(low)d(mid)d(high)	2	Χ

Field Encodings: cc: 00 for NZ, 01 for Z, 10 for NC, 11 for C

# LD LOAD ACCUMULATOR

LD dst,src dst = A

src = R, RX, IM, IR, DA, X

0

dst = R, RX, IR, DA, X

src = A

**Operation:**  $dst \leftarrow src$ 

The contents of the source are loaded into the destination.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

#### **Load into Accunulator**

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	LD A,R	01111-r-	2	
RX:	LD A,RX	11y11101 0111110w	2	
IM:	LD A,n	00111110 ——n—	2	
IR:	LD A,(HL)	01111110	2+r	
	LD A,(IR)	000a1010	2+r	
DA:	LD A,(nn)	00111010 -n(low)n(high)	3+r	I
X:	$LD A_{i}(XY+d)$	11y11101 01111110 ——d—	4+r	I

#### **Load from Accunulator**

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	LD Rd,A	01-r-111	2	
RX:	LD RX,A	11y11101 0110w111	2	
IR:	LD (HL),A	01110111	3+W	
	LD (IR),A	000a0010	3+W	
DA:	LD (nn),A	00110010 -n(low)n(high)	4+W	
X:	LD(XY+d),A	11y11101 01110111 ——d—	5+W	I

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

a: 0 for BC, 1 for DE

# LOAD IMMEDIATE (BYTE)

**Execute** 

LD dst,n dst = R, RX, IR, X

**Operation:**  $dst \leftarrow n$ 

The byte of immediate data is loaded into the destination.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing
Mode Syntax Instruction Forma

Mode	Syntax	Instruction Format	Time	Note
R:	LD R,n	00-r-110 ——n—	2	
RX:	LD RX,n	11y11101 0010w110 ——n—	2	
IR:	LD (HL),n	00110110 ——n—	3+W	
<b>X</b> :	LD (XY+d),n	11y11101 00110110 ——d— ——n—	5+W	1

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

### LD

### **LOAD IMMEDIATE (WORD)**

LD  $dst_i$ nn  $dst = R_i RX$ 

**Operation:** if (LW) then begin

 $dst(31-0) \leftarrow nn$ 

end

else begin

 $dst(15-0) \leftarrow nn$ 

end

The word of immediate data is loaded into the destination.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 R:
 LD R,nn
 00rr0001 -n(low)- -n(high)
 2
 I, L

 RX:
 LD RX,nn
 11y11101 00100001 -n(low)- -n(high)
 2
 I, L

Field Encodings: rr: 00 for BC, 01 for DE, 10 for HL

y: 0 for IX, 1 for IY

## LOW LOAD IMMEDIATE (WORD)

LDW  $dst_inn$  dst = IR

**Operation:** if (LW) then begin

 $dst(31-0) \leftarrow nn$ 

end

else begin

 $dst(15-0) \leftarrow nn$ 

end

The word of immediate data is loaded into the destination.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 IR:
 LDW (IR),nn
 11101101 00pp0110 -n(low)- -n(high)
 3+w
 I, L

Field Encodings: pp: 00 for BC, 01 for DE, 11 for HL

### LD LOAD REGISTER (BYTE)

LD dst,src dst = R

src = R, RX, IM, IR, X

or

dst = R, RX, IR, X

src = R

**Operation:**  $dst \leftarrow src$ 

The contents of the source are loaded into the destination.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

#### Load into Register

Addressing	<b>J. .</b>		Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	LD Rd,Rs	01-rd-rs	2	
RX:	LD Rd,RX	11y11101 01-ra10w	2	
	LD RXa,RXb	11y11101 0110a10b	2	
IM:	LD R,n	00-r-110 ——n—	2	
IR:	LD R,(HL)	01-r-110	5+W	
X:	$LD R_{i}(XY+d)$	11y11101 01-r-110 ——d—	7+w	1

#### **Load from Register**

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
RX:	LD RX,Rs	11y11101 0110w-ra	2	
	LD RXa,RXb	11y11101 0110a10b	2	
IR:	LD (HL),R	01110-r-	3+W	
X:	LD(XY+d),R	11y11101 01110-r- ——d—	5+W	1

#### Field Encodings: r: per convention

rd: per convention rs: per convention y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

ra: per convention, for A, B, C, D, E onlya: destination, 0 for high byte, 1 for low byteb: source, 0 for high byte, 1 for low byte

# LD[W] LOAD REGISTER (WORD)

$$\begin{array}{ll} LD[W] \; dst, src & dst = R \\ src = R, \; RX, \; IR, \; DA, \; X, \; SR \\ or \\ dst = R, \; RX, \; IR, \; DA, \; X, \; SR \\ src = R \end{array}$$

**Operation:** if (LW) then begin

 $dst(31-0) \leftarrow src(31-0)$ 

end

else begin

 $dst(15-0) \leftarrow src(15-0)$ 

end

The contents of the source are loaded into the destination.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

#### **Load into Register**

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	LD Rd,Rs	11rs1101 00rd0010	2	L
RX:	LD R,RX	11y11101 00rr1011	2	L
IR:	LD R,(IR)	11011101 00rr11ri	2+r	L
	LD RX,(IR)	11y11101 00ri0011	2+r	L
DA:	LD HL,(nn)	00101010 -n(low)n(high)	3+r	I, L
	LD R,(nn)	11101101 01ra1011 -n(low)n(high)	3+r	I, L
	LD RX,(nn)	11y11101 00101010 -n(low)n(high)	3+r	I, L
X:	$LD R_{,}(XY+d)$	11y11101 11001011 ——d— 00rr0011	4+r	I, L
	LD IX,(IY+d)	11111101 11001011 ——d— 00100011	4+r	I, L
	LD IY,(IX+d)	11011101 11001011 ——d— 00100011	4+r	I, L
SR:	LD R,(SP+d)	11011101 11001011 ——d— 00rr0001	4+r	I, L
	LD RX,(SP+d)	11y11101 11001011 ——d— 00100001	4+r	I, L

# LD[W] LOAD REGISTER (WORD)

Load from Register

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
RX:	LD RX,R	11y11101 00rr0111	2	L
	LD IX,IY	11011101 00100111	2	L
	LD IY,IX	11111101 00100111	2	L
IR:	LD (IR),RR	11111101 00rr11ri	3+W	L
	LD (IR),RX	11y11101 00ri0001	3+W	L
DA:	LD (nn),HL	00100010 -n(low)n(high)	4+W	I, L
	LD (nn),R	11101101 01ra0011 -n(low)n(high)	4+W	I, L
	LD (nn),RX	11y11101 00100010 -n(low)n(high)	4+w	I, L
X:	LD(XY+d),R	11y11101 11001011 ——d— 00rr1011	5+W	I, L
	LD (IY+d),IX	11111101 11001011 ——d— 00101011	5+W	I, L
	LD (IX+d),IY	11011101 11001011 ——d— 00101011	5+W	I, L
SR:	LD (SP+d),R	11011101 11001011 ——d— 00rr1001	5+W	I, L
	LD (SP+d),XY	11y11101 11001011 ——d— 00101001	5+W	I, L

Field Encodings: rs: 01 for DE, 10 for BC, 11 for HL

rd: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

rr: 00 for BC, 01 for DE, 11 for HL ri: 00 for BC, 01 for DE, 11 for HL ra: 00 for BC, 01 for DE, 10 for HL

# LOAD STACK POINTER

LD  $dst_src$  dst = SP

src = R, RX, IM, DA

o dst = DA src = SP

**Operation:** if (LW) then begin

 $dst(31-0) \leftarrow src(31-0)$ 

end

else begin

 $dst(15-0) \leftarrow src(15-0)$ 

end

The contents of the source are loaded into the destination.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

#### **Load into Stack Pointer**

Addressing			Execute		
Mode	Syntax	Instruction Format	Time	Note	
R:	LD SP,HL	11111001	2	L	
RX:	LD SP,RX	11y11101 11111001	2	L	
IM:	LD SP,nn	00110001 -n(low)n(high)	2	I, L	
DA:	LD SP,(nn)	11101101 01111011 -n(low)n(high)	3+r	I. L	

Field Encodings: y: 0 for IX, 1 for IY

**Load from Stack Pointer** 

Addressing			Execute		
Mode	Syntax	Instruction Format	Time	Note	
DA:	LD (nn),SP	11101101 01110011 -n(low)n(high)	4+W	I, L	

#### LD

### LOAD FROM I OR R REGISTER (BYTE)

LD dst,src dst = Asrc = I, R

**Operation:**  $dst \leftarrow src$ 

The contents of the source are loaded into the accumulator. The contents of the source are not affected. The Sign and Zero flags are set according to the value of the data transferred; the Overflow flag is set according to the state of the interrupt enable. Note that if an interrupt occurs during execution of either of these instructions the Overflow flag reflects the prior state of the interrupt enable. Also note that the R register does not contain the refresh address and is not modified by refresh transactions.

**Flags:** S: Set if the data loaded into the accumulator is negative; cleared otherwise

Z: Set if the data loaded into the accumulator is zero; cleared otherwise

H: Cleared

V: Set when loading the accumulator if interrupts are enabled; cleared otherwise

N: Cleared C: Unaffected

Addressing Mode

		Execute	
Syntax	Instruction Format	Time	Note
LD A,I	11101101 01010111	2	
LD A,R	11101101 01011111	2	

### LD LOAD INTO I OR R REGISTER (BYTE)

LD dst,src dst = I, R

src = A

Operation:  $dst \leftarrow \ src$ 

> The contents of the accumulator are loaded into the destination. Note that the R register does not contain the refresh address and is not modified by refresh transactions.

S: Unaffected Flags:

Z: Unaffected Unaffected H: V: Unaffected Unaffected N: C: Unaffected

Addressing Mode	Syntax	Instruction Format	Execute Time	Note
R:	LD I,A	11101101 01000111	2	
	LD R,A	11101101 01001111	2	

# LD[W] LOAD I REGISTER (WORD)

LD[W] dst,src dst = HL

src = I OR dst = I src = HL

**Operation:** if (LW) then begin

 $dst(31-0) \leftarrow src(31-0)$ 

end

else begin

 $dst(15-0) \leftarrow src(15-0)$ 

end

The contents of the source are loaded into the destination

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Load from I Register

Addressing Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 R:
 LD[W] HL,I
 11011101 01010111
 2
 L

Load into I Register

Addressing Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 R:
 LD[W] I,HL
 11011101 01000111
 2
 L

# LDCTL LOAD CONTROL REGISTER (BYTE)

LDCTL dst,src dst = DSR, XSR, YSR

src = A, IM

or

dst = A

src = DSR, XSR, YSR

or

dst = SR

src = A, IM

**Operation:** if (dst = SR) then begin

 $SR(31-24) \leftarrow Src$   $SR(23-16) \leftarrow Src$  $SR(15-8) \leftarrow Src$ 

end

else begin

 $dst \leftarrow src$ 

end

The contents of the source are loaded into the destination.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

**Load into Control Register** 

Addressing	_		Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	LDCTL SR,A	11011101 11001000	4	
	LDCTL Rd,A	11qq1101 11011000	4	
IM:	LDCTL SR,n	11011101 11001010 ——n—	4	
	LDCTL Rd.n	11gg1101 11011010 ——n—	4	

Field Encodings: qq: 01 for XSR, 10 for DSR, 11 for YSR

**Load from Control Register** 

AddressingExecuteModeSyntaxInstruction FormatTimeNoteR:LDCTL A,Rs11qq1101 110100002

Field Encodings: qq: 01 for XSR, 10 for DSR, 11 for YSR

### LDCTL LOAD FROM CONTROL REGISTER (WORD)

LDCTL dst,src dst = HL

src = SR

**Operation:** if (LW) then begin

 $dst(31-0) \leftarrow src(31-0)$ 

end

else begin

 $dst(15-0) \leftarrow src(15-0)$ 

end

The contents of the Select Register (SR) are loaded into the HL register.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

**Load from Control Register** 

AddressingExecuteModeSyntaxInstruction FormatTimeNoteR:LDCTL HL,SR11101101 110000002L

5-94

# LOCTL LOAD INTO CONTROL REGISTER (WORD)

LDCTL dst, src dst = SRsrc = HL

**Operation:** if (LW) then begin

 $dst(31-16) \leftarrow HL(31-16)$ 

end

else begin

 $dst(31-24) \leftarrow HL(15-8)$  $dst(23-16) \leftarrow HL(15-8)$ 

end

 $dst(15-8) \leftarrow HL(15-8)$   $dst(0) \leftarrow HL(0)$ 

The contents of the HL register are loaded into the Select Register (SR). If Long Word mode is not in effect the upper byte of the HL register is copied into the three most significant bytes of the select register. This instruction does not modify the mode bits in the SR. There are dedicated instructions to modify the mode bits.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Load from Control Register

AddressingExecuteModeSyntaxInstruction FormatTimeNoteR:LDCTL SR,HL11101101 110010004L

# LOAD AND DECREMENT (BYTE)

LDD

 $\begin{array}{lll} \mathsf{DE} & \leftarrow & \mathsf{DE} - 1 \\ \mathsf{HL} & \leftarrow & \mathsf{HL} - 1 \\ \mathsf{BC}(15\text{-}0) & \leftarrow & \mathsf{BC}(15\text{-}0) - 1 \end{array}$ 

This instruction is used for block transfers of strings of data. The byte of data at the location addressed by the HL register is loaded into the location addressed by the DE register. Both the DE and HL registers are then decremented by one, thus moving the pointers to the preceding elements in the string. The BC register, used as a counter, is then decremented by one.

Flags: S: Unaffected

Z: Unaffected H: Cleared

V: Set if the result of decrementing BC is not equal to zero; cleared otherwise

N: Cleared C: Unaffected

Addressing Mode 
 Syntax
 Instruction Format
 Time
 Note

 LDD
 11101101 10101000
 3+r+w

5-96

# LDDW LOAD AND DECREMENT (WORD)

**LDDW** 

```
Operation: if (LW) then begin (DE) \leftarrow
```

```
(HL)
   (DE+1)
                      (HL+1)
   (DE+2)
                      (HL+2)
   (DE+3)
                      (HL+3)
   DE
                      DE - 4
                      HL - 4
   HL
   BC(15-0)
                      BC(15-0) - 4
   end
else begin
   (DE)
                      (HL)
   (DE+1)
                      (HL+1)
   DE
                      DE - 2
                      HL - 2
   HL
   BC(15-0)
                      BC(15-0) - 2
   end
```

This instruction is used for block transfers of words of data. The word of data at the location addressed by the HL register is loaded into the location addressed by the DE register. Both the DE and HL registers are then decremented by two or four, thus moving the pointers to the preceeding words in the array. The BC register, used as a byte counter, is then decremented by two or four.

Both DE and HL should be even, to allow word transfers on the bus. BC must be even, transferring an even number of bytes, or the operation is undefined.

**Execute** 

#### Flags:

- S: Unaffected
- Z: Unaffected
- H: Cleared
- V: Set if the result of decrementing BC is not equal to zero; cleared otherwise
- N: Cleared
- C: Unaffected

## Addressing

Mode	Syntax	Instruction Format	Time	Note
	LDDW	11101101 11101000	3+r+w	L

### LDDR LOAD, DECREMENT AND REPEAT (BYTE)

**LDDR** 

**Operation:** repeat until BC=0 begin

```
 \begin{array}{cccc} (DE) & \leftarrow & (HL) \\ DE & \leftarrow & DE-1 \\ HL & \leftarrow & HL-1 \\ BC(15-0) & \leftarrow & BC(15-0)-1 \\ end \end{array}
```

This instruction is used for block transfers of strings of data. The bytes of data at the location addressed by the HL register are loaded into memory starting at the location addressed by the DE register. The number of bytes moved is determined by the contents of the BC register. If the BC register contains zero when this instruction is executed, 65,536 bytes are transferred. The effect of decrementing the pointers during the transfer is important if the source and destination strings overlap with the source string starting at a lower memory address. Placing the pointers at the highest address of the strings and decrementing the pointers ensures that the source string is copied without destroying the overlapping area.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value of the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

Flags: S: Unaffected

Z: UnaffectedH: ClearedV: ClearedN: ClearedC: Unaffected

Addressing Mode

 Syntax
 Instruction Format
 Time
 Note

 LDDR
 11101101 10111000
 n X (3+r+w)

5-98

## LDDRW LOAD, DECREMENT AND REPEAT (WORD)

**LDDRW** 

```
Operation: repeat until (BC=0) begin if (LW) then begin
```

```
(DE)
                          (HL)
                          (HL+1)
   (DE+1)
   (DE+2)
                          (HL+2)
   (DE+3)
                          (HL+3)
                          DE - 4
   DE
   HL
                          HL - 4
   BC(15-0)
                          BC(15-0) - 4
   end
else begin
                          (HL)
   (DE)
   (DE+1)
                          (HL+1)
                          DE - 2
   DE
   HL
                          HL - 2
   BC(15-0)
                          BC(15-0) - 2
   end
end
```

This instruction is used for block transfers of strings of data. The words of data at the location addressed by the HL register are loaded into memory starting at the location addressed by the DE register. The number of words moved is determined by the contents of the BC register. If the BC register contains zero when this instruction is executed, 65,536 words are transferred. The effect of decrementing the pointers during the transfer is important if the source and destination strings overlap with the source string starting at a lower memory address. Placing the pointers at the highest address of the strings and decrementing the pointers ensures that the source string is copied without destroying the overlapping area.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value of the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

#### Flags:

S: Unaffected Z: Unaffected H: Cleared

V: Cleared N: Cleared C: Unaffected

Addressing Mode

 Syntax
 Instruction Format
 Time
 Note

 LDDRW
 11101101 11111000
 nX(3+r+w)
 L

#### LDI

### **LOAD AND INCREMENT (BYTE)**

LDI

 $\begin{array}{lll} \text{DE} & \leftarrow & \text{DE} + 1 \\ \text{HL} & \leftarrow & \text{HL} + 1 \\ \text{BC}(15\text{-}0) & \leftarrow & \text{BC}(15\text{-}0) - 1 \end{array}$ 

This instruction is used for block transfers of strings of data. The byte of data at the location addressed by the HL register is loaded into the location addressed by the DE register. Both the DE and HL registers are then incremented by one, thus moving the pointers to the next elements in the string. The BC register, used as a counter, is then decremented by one.

**Execute** 

Flags: S: Unaffected

Z: Unaffected H: Cleared

V: Set if the result of decrementing BC is not equal to zero; cleared otherwise

N: Cleared C: Unaffected

Addressing

 Mode
 Syntax
 Instruction Format
 Time
 Note

 LDI
 11101101 10100000
 3+r+w

5-100

## LOAD AND INCREMENT (WORD)

**LDIW** 

```
\begin{array}{ll} \textbf{Operation:} & \text{if (LW) then begin} \\ & \text{(DE)} & \leftarrow \end{array}
```

```
(HL)
   (DE+1)
                      (HL+1)
   (DE+2)
                      (HL+2)
   (DE+3)
                      (HL+3)
   DE
                      DE + 4
                      HL + 4
   HL
                      BC(15-0) - 4
   BC(15-0)
   end
else begin
   (DE)
                      (HL)
   (DE+1)
                      (HL+1)
   DE
                      DE + 2
                      HL + 2
   HL
   BC(15-0)
                      BC(15-0) - 2
   end
```

This instruction is used for block transfers of words of data. The word of data at the location addressed by the HL register is loaded into the location addressed by the DE register. Both the DE and HL registers are then incremented by two or four, thus moving the pointers to the succeeding words in the array. The BC register, used as a byte counter, is then decremented by two or four.

Both DE and HL should be even, to allow word transfers on the bus. BC must be even, transferring an even number of bytes, or the operation is undefined.

Execute

#### Flags:

- S: Unaffected
- Z: Unaffected
- H: Cleared
- V: Set if the result of decrementing BC is not equal to zero; cleared otherwise
- N: Cleared
- C: Unaffected

#### Addressing Mode

ອ					
	Syntax	Instruction Format	Time	Note	
	LDIW	11101101 11100000	3+r+w	L	

#### **LDIR**

### LOAD, INCREMENT AND REPEAT (BYTE)

**LDIR** 

**Operation:** repeat until (BC=0) begin

```
 \begin{array}{cccc} (DE) & \leftarrow & (HL) \\ DE & \leftarrow & DE+1 \\ HL & \leftarrow & HL+1 \\ BC(15-0) & \leftarrow & BC(15-0)-1 \\ end \end{array}
```

This instruction is used for block transfers of strings of data. The bytes of data at the location addressed by the HL register are loaded into memory starting at the location addressed by the DE register. The number of bytes moved is determined by the contents of the BC register. If the BC register contains zero when this instruction is executed, 65,536 bytes are transferred. The effect of incrementing the pointers during the transfer is important if the source and destination strings overlap with the source string starting at a higher memory address. Placing the pointers at the lowest address of the strings and incrementing the pointers ensures that the source string is copied without destroying the overlapping area.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value of the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

Flags: S: Unaffected

Z: UnaffectedH: ClearedV: ClearedN: ClearedC: Unaffected

Addressing Mode

 Syntax
 Instruction Format
 Time
 Note

 LDIR
 11101101 10110000
 3+r+w

## LDIRW LOAD, INCREMENT AND REPEAT (WORD)

**LDIRW** 

```
Operation: repeat until (BC=0) begin
```

```
if (LW) then begin
   (DE)
                          (HL)
                          (HL+1)
   (DE+1)
   (DE+2)
                          (HL+2)
   (DE+3)
                          (HL+3)
                          DE + 4
   DE
   HL
                          HL + 4
   BC(15-0)
                          BC(15-0) - 4
   end
else begin
                          (HL)
   (DE)
   (DE+1)
                          (HL+1)
                          DE + 2
   DE
   HL
                          HL + 2
   BC(15-0)
                          BC(15-0) - 2
   end
end
```

This instruction is used for block transfers of strings of data. The words of data at the location addressed by the HL register are loaded into memory starting at the location addressed by the DE register. The number of words moved is determined by the contents of the BC register. If the BC register contains zero when this instruction is executed, 65,536 words are transferred. The effect of incrementing the pointers during the transfer is important if the source and destination strings overlap with the source string starting at a higher memory address. Placing the pointers at the lowest address of the strings and incrementing the pointers ensures that the source string is copied without destroying the overlapping area.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value of the start of this instruction is save before the interrupt request is accepted, so that the instruction can be properly resumed.

#### Flags:

S: Unaffected Z: Unaffected

H: ClearedV: ClearedN: ClearedC: Unaffected

Addressing Mode

Syntax Instruction Format LDIRW 11101101 11110000

Execute Time (3+r+w)n

Note L

### **MLT MULTIPLY UNSIGNED (BYTE)**

MLT R src = R

Operation:  $R(15-0) \leftarrow R(7-0) \times R(15-8)$ 

> The contents of the upper byte of the source register are multiplied by the contents of the lower byte of the source register and the product is stored in the source register. Both

operands. Both operands are treated as unsigned, binary integers.

Flags: S: Unaffected

Z: Unaffected H: Unaffected V: Unaffected N: Unaffected C: Unaffected

Addressing **Execute** 

Mode **Syntax Instruction Format Time** Note

R: MLT R 7 11101101 01rr1100

Field Encodings: rr: 00 for BC, 01 for DE, 10 for HL, 11 for SP

#### MTEST MODE TEST

**Note** 

**MTEST** 

**Operation:**  $S \leftarrow SR(7)$ 

 $Z \leftarrow SR(6)$  $C \leftarrow SR(1)$ 

The three mode control bits in the Select Register (SR) are transferred to the flags. This

allows the program to determine the state of the machine.

**Flags:** S: Set if Extended mode is in effect; cleared otherwise

Z: Set if Long word mode is in effect; cleared otherwise

H: UnaffectedV: UnaffectedN: Unaffected

C: Set if Lock mode is in effect; cleared otherwise

Addressing Execute Mode Syntax Instruction Format Time

MTEST 11011101 11001111 2

### MULTW MULTIPLY (WORD)

MULTW [HL,]src src = R, RX, IM, X

**Operation:**  $HL(31-0) \leftarrow HL(15-0) \times src(15-0)$ 

The contents of the HL register are multiplied by the source operand and the product is stored in the HL register. The contents of the source are unaffected. Both operands are treated as signed, two's complement integers.

The initial contents of the HL register are overwritten by the result. The Carry flag is set to indicate that the upper word of the HL register is required to represent the result; if the Carry flag is cleared, the product can be correctly represented in 16 bits and the upper word of the HL register merely holds sign-extension data.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: UnaffectedV: ClearedN: Unaffected

C: Set if the product is less than -32768 or greater than or equal to 32768; cleared

otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	MULTW [HL,]R	11101101 11001011 100100rr	10	
RX:	MULTW [HL,]RX	11101101 11001011 1001010y	10	
IM:	MULTW [HL,]nn	11101101 11001011 10010111 -n(low)n(high)	10	
<b>X</b> :	MULTW [HL,](XY+d)	11y11101 11001011 ——d— 10010010	12+r	1

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

# MULTUW MULTIPLY UNSIGNED (WORD)

MULTUW [HL] src src = R, RX, IM, X

**Operation:**  $HL(31-0) \leftarrow HL(15-0) \times src(15-0)$ 

The contents of the HL register are multiplied by the source operand and the product is stored in the HL register. The contents of the source are unaffected. Both operands are treated as unsigned, binary integers.

The initial contents of the HL register are overwritten by the result. The Carry flag is set to indicate that the upper word of the HL register is required to represent the result; if the Carry flag is cleared, the product can be correctly represented in 16 bits and the upper word of the HL register merely holds zero.

Flags: S: Cleared

Z: Set if the result is zero; cleared otherwise

H: UnaffectedV: ClearedN: Unaffected

C: Set if the product is greater than or equal to 65536; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	MULTUW [HL,]R	11101101 11001011 100110rr	11	
RX:	MULTUW [HL,]RX	11101101 11001011 1001110y	11	
IM:	MULTUW [HL,]nn	11101101 11001011 10011111 -n(low)n(high)	11	
X:	MULTUW [HL,](XY+d)	11y11101 11001011 ——d— 10011010	13+r	1

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

#### **NEG NEGATE ACCUMULATOR**

NEG [A]

Operation: A ← -A

> The contents of the accumulator are negated, that is replaced by its two's complement value. Note that 80h is replaced by itself, because in two's complement representation the negative number with the greatest magnitude has no positive counterpart; for this case, the Overflow flag is set to 1.

Flags: S: Set if the result is negative; cleared otherwise

Set if the result is zero; cleared otherwise Z:

Set if there is a borrow from bit 4 of the result; cleared otherwise H:

Set if the content of the accumulator was 80h before the operation; cleared otherwise V:

Set N:

C: Set if the content of the accumulator was not 00h before the operation; cleared if the

content of the accumulator was 00h

Addressing Mode

**Syntax Instruction Format** Time Note 2

**Execute** 

NEG [A] 11101101 01000100

### NEGW NEGATE HL REGISTER (WORD)

NEGW [HL]

**Operation:**  $HL(15-0) \leftarrow -HL(15-0)$ 

The contents of the HL register are negated, that is replaced by its two's complement value. Note that 8000h is, replaced by itself, because in two's complement representation the negative number with the greatest magnitude has no positive counterpart; for this case, the Overflow flag is set to 1.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a borrow from bit 4 of the result; cleared otherwise

V: Set if the content of the HL register was 8000h before the operation; cleared otherwise

N: Se

C: Set if the content of the HL register was not 0000h before the operation; cleared if the

content of the HL register was 0000h

Addressing
Mode Syntax Instruction Format

Instruction Format Time Note

**Execute** 

NEGW [HL] 11101101 01010100 2

### NOP **NO OPERATION**

NOP

Operation: None

No operation.

S: Unaffected Flags:

Z: Unaffected H: Unaffected V: Unaffected N: Unaffected C: Unaffected

**Addressing** 

**Syntax** NOP Mode **Instruction Format** Time Note

**Execute** 

00000000 2

OR (BYTE)

OR[A]src src = R, RX, IM, IR, X

**Operation:** A  $\leftarrow$  A OR src

A logical OR operation is performed between the corresponding bits of the source operand and the accumulator and the result is stored in the accumulator. A 1 bit is stored wherever either of the corresponding bits in the two operands is 1; otherwise a 0 bit is stored. The contents of the source are unaffected.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if all bits of the result are zero; cleared otherwise

H: Cleared

P: Set if the parity is even; cleared otherwise

N: Cleared C: Cleared

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	OR [A,]R	10110-r-	2	
RX:	OR [A,]RX	11y11101 1011010w	2	
IM:	OR [A,]n	11110110 ——n—	2	
IR:	OR [A,](HL)	10110110	2+r	
X:	OR[A,](XY+d)	11y11101 10110110 ——d—	4+r	1

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

### **ORW** OR (WORD)

ORW [HL,]src src = R, RX, IM, X

Operation:  $HL(15-0) \leftarrow HL(15-0) \text{ OR src}(15-0)$ 

> A logical OR operation is performed between the corresponding bits of the source operand and the HL register and the result is stored in the HL register. A 1 bit is stored wherever either of the corresponding bits in the two operands is 1; otherwise a 0 bit is stored. The contents

of the source are unaffected.

Set if the most significant bit of the result is set; cleared otherwise Flags: S:

> Z: Set if all bits of the result are zero; cleared otherwise

H:

Set if the parity is even; cleared otherwise P:

Cleared N: C: Cleared

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	ORW [HL,]R	11101101 101101rr	2	
RX:	ORW [HL,]RX	11y11101 10110111	2	
IM:	ORW [HL,]nn	11101101 10110110 -n(low) -n(high)-	2+r	
X:	ORW[HL,](XY+d)	11y11101 11110110 ——d—	4+r	I

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

### OTDM OUTPUT DECREMENT MEMORY

**OTDM** 

Operation:

 $\begin{array}{lll} (C) \leftarrow & (HL) \\ C \leftarrow & C-1 \\ B \leftarrow & B-1 \\ HL \leftarrow & HL-1 \end{array}$ 

This instruction is used for block output of strings of data to on-chip peripherals. No external I/O transaction will be generated as a result of this instruction, although the I/O address will appear on the address bus and the write data will appear on the data bus while this internal write is occurring. The peripheral address is placed on the low byte of the address bus and zeros are placed on all other address lines. The byte of data from the memory location addressed by the HL register is loaded to the on-chip I/O port addressed by the C register. The C register, holding the port address, is decremented by one to select the next output port. The B register, used as a counter, is then decremented by one. The HL register is then decremented by one, thus moving the pointer to the next source for the output.

#### Flags:

- S: Set if the result of decrementing B is negative; cleared otherwise
- Z: Set if the result of decrementing B is zero; cleared otherwise
- H: Set if there is a borrow from bit 4 during the decrement of the B register; cleared otherwise
- P: Set if the result of the decrement of the B register is even; cleared otherwise
- N: Set if the most significant bit of the byte transferred was a 1; cleared otherwsie
- C: Set if there is a borrow from the most significant bit during the decrement of the B register; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
	OTDM	11101101 10001011	2+r+o	

## OTDMR OUTPUT, DECREMENT MEMORY REPEAT

**OTDMR** 

**Operation:** repeat until (B=0) begin

 $\begin{array}{lll} (C) \leftarrow & (HL) \\ C \leftarrow & C-1 \\ B \leftarrow & B-1 \\ HL \leftarrow & HL-1 \\ end \end{array}$ 

This instruction is used for block output of strings of data to on-chip peripherals. No external I/O transaction will be generated as a result of this instruction, although the I/O address will appear on the address bus and the write data will appear on the data bus while this internal write is occurring. The peripheral address is placed on the low byte of the address bus and zeros are placed on all other address lines. The byte of data from the memory location addressed by the HL register is loaded to the on-chip I/O port addressed by the C register. The C register, holding the port address, is decremented by one to select the next output port. The B register, used as a counter, is then decremented by one. The HL register is then decremented by one, thus moving the pointer to the next source for the output. If the result of decrementing the B register is 0, the instruction is terminated, otherwise the output sequence is repeated. Note that if the B register contains 0 at the start of the execution of this instruction, 256 bytes are output.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value at the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

Flags: S: Cleared

Z: Set

H: Cleared

P: Set

N: Set if the most significant bit of the byte transferred was a 1; cleared otherwise

**Execute** 

C: Cleared

Addressing Mode

 Syntax
 Instruction Format
 Time
 Note

 OTDMR
 11101101 10011011
 2+r+o

### OTDR OUTPUT, DECREMENT AND REPEAT (BYTE)

**OTDR** 

Operation:

repeat until (B=0) begin

 $\begin{array}{lll} B & \leftarrow & B-1 \\ (C) & \leftarrow & (HL) \\ HL & \leftarrow & HL-1 \\ end \end{array}$ 

This instruction is used for block output of strings of data. The string of output data is loaded into the selected peripheral from memory at consecutive addresses, starting with the location addressed by the HL register and decreasing. During the I/O transaction the 32-bit BC register is placed on the address bus. Note that the B register contains the loop count for this instruction so that A(15-8) are not useable as part of a fixed port address. The decremented B register is used in the address.

First the B register, used as a counter, is decremented by one. The byte of data from the memory location addressed by the HL register is loaded into the selected peripheral. The HL register is then decremented by one, thus moving the pointer to the next source for the output. If the result of decrementing the B register is 0, the instruction is terminated, otherwise the sequence is repeated. If the B register contains 0 at the start of the execution of this instruction, 256 bytes are output.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value at the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

Flags:

- S: Unaffected
- Z: Set if the result of decrementing B is zero; cleared otherwise
- H: Unaffected
- V: Unaffected
- N: Set
- C: Unaffected

Addressing Mode

### **OTDRW OUTPUT, DECREMENT AND REPEAT (WORD)**

**OTDRW** 

Operation: repeat until (BC=0) begin

```
BC(15-0) - 1
BC(15-0)
(DE)
                   (HL)
HL
                   HL - 2
end
```

This instruction is used for block output of strings of data. The string of output data is loaded into the selected peripheral from memory at consecutive addresses, starting with the location addressed by the HL register and decreasing. During the I/O transaction the 32bit DE register is placed on the address bus.

First the BC register, used as a counter, is decremented by one. The word of data from the memory location addressed by the HL register is loaded into the selected peripheral. The HL register is then decremented by two, thus moving the pointer to the next source for the output. If the result of decrementing the BC register is 0, the instruction is terminated, otherwise the sequence is repeated. If the BC register contains 0 at the start of the execution of this instruction, 65536 bytes are output.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value at the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

S: Flags: Unaffected

> Z: Set if the result of decrementing B is zero; cleared otherwise

H: Unaffected Unaffected V: Set N:

Unaffected C:

Addressing Mode

**Execute Syntax Instruction Format** Time Note **OTDRW** 11101101 11111011 2+r+o

### OTIM OUTPUT INCREMENT MEMORY

**OTIM** 

Operation:

 $\begin{array}{l} (C) \leftarrow & (HL) \\ C \leftarrow & C+1 \\ B \leftarrow & B-1 \\ HL \leftarrow & HL+1 \end{array}$ 

This instruction is used for block output of strings of data to on-chip peripherals. No external I/O transaction will be generated as a result of this instruction, although the I/O address will appear on the address bus and the write data will appear on the data bus while this internal write is occurring. The peripheral address is placed on the low byte of the address bus and zeros are placed on all other address lines. The byte of data from the memory location addressed by the HL register is loaded to the on-chip I/O port addressed by the C register. The C register, holding the port address, is incremented by one to select the next output port. The B register, used as a counter, is then decremented by one. The HL register is then incremented by one, thus moving the pointer to the next source for the output.

Flags:

- S: Set if the result of decrementing B is negative; cleared otherwise
- Z: Set if the result of decrementing B is zero; cleared otherwise
- H: Set if there is a borrow from bit 4 during the decrement of the B register; cleared otherwise
- P: Set if the result of the decrement of the B register is even; cleared otherwise
- N: Set if the most significant bit of the byte transferred was a 1; cleared otherwise
- C: Set if there is a borrow from the most significant bit during the decrement of the B register; cleared otherwise

Addressing Mode 
 Syntax
 Instruction Format
 Time
 Note

 OTIM
 11101101 10000011
 2+r+o

## OTIMR OUTPUT, INCREMENT MEMORY REPEAT

**OTIMR** 

**Operation:** repeat until (B=0) begin

 $\begin{array}{l} (C) \leftarrow \ \, (HL) \\ C \leftarrow C+1 \\ B \leftarrow B-1 \\ HL \leftarrow HL+1 \\ end \end{array}$ 

This instruction is used for block output of strings of data to on-chip peripherals. No external I/O transaction will be generated as a result of this instruction, although the I/O address will appear on the address bus and the write data will appear on the data bus while this internal write is occurring. The peripheral address is placed on the low byte of the address bus and zeros are placed on all other address lines. The byte of data from the memory location addressed by the HL register is loaded to the on-chip I/O port addressed by the C register. The C register, holding the port address, is incremented by one to select the next output port. The B register, used as a counter, is then decremented by one. The HL register is then incremented by one, thus moving the pointer to the next source for the output. If the result of decrementing the B register is 0, the instruction is terminated, otherwise the output sequence is repeated. Note that if the B register contains 0 at the start of the execution of this instruction, 256 bytes are output.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value at the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

Flags: S: Cleared

Z: Set

H: Cleared

P: Set

N: Set if the most significant bit of the byte transferred was a 1; cleared otherwsie

**Execute** 

Note

C: Cleared

Addressing Mode

 Syntax
 Instruction Format
 Time

 OTIMR
 11101101 10010011
 2+r+o

#### OTIR **OUTPUT, INCREMENT AND REPEAT (BYTE)**

**OTIR** 

Operation:

repeat until (B=0) begin

 $B \leftarrow B-1$  $(C) \leftarrow (HL)$  $HL \leftarrow HL + 1$ end

This instruction is used for block output of strings of data. The string of output data is loaded into the selected peripheral from memory at consecutive addresses, starting with the location addressed by the HL register and increasing. During the I/O transaction the 32-bit BC register is placed on the address bus. Note that the B register contains the loop count for this instruction so that A(15-8) are not useable as part of a fixed port address. The decremented B register is used in the address.

First the B register, used as a counter, is decremented by one. The byte of data from the memory location addressed by the HL register is loaded into the selected peripheral. The HL register is then incremented by one, thus moving the pointer to the next source for the output. If the result of decrementing the B register is 0, the instruction is terminated, otherwise the sequence is repeated. If the B register contains 0 at the start of the execution of this instruction, 256 bytes are output.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value at the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

Flags:

- S: Unaffected
- Z: Set if the result of decrementing B is zero; cleared otherwise
- H: Unaffected
- V: Unaffected
- N: Set
- C: Unaffected

Addressing

**Execute** Mode **Syntax Instruction Format** Time Note OTIR 11101101 10110011 2+r+o

# OTIRW OUTPUT, INCREMENT AND REPEAT (WORD)

**OTIRW** 

**Operation:** repeat until (BC=0) begin

This instruction is used for block output of strings of data. The string of output data is loaded into the selected peripheral from memory at consecutive addresses, starting with the location addressed by the HL register and increasing. During the I/O transaction the 32-bit DE register is placed on the address bus.

First the BC register, used as a counter, is decremented by one. The word of data from the memory location addressed by the HL register is loaded into the selected peripheral. The HL register is then incremented by two, thus moving the pointer to the next source for the output. If the result of decrementing the BC register is 0, the instruction is terminated, otherwise the sequence is repeated. If the BC register contains 0 at the start of the execution of this instruction, 65536 bytes are output.

This instruction can be interrupted after each execution of the basic operation. The Program Counter value at the start of this instruction is saved before the interrupt request is accepted, so that the instruction can be properly resumed.

Flags: S: Unaffected

Z: Set if the result of decrementing B is zero; cleared otherwise

H: Unaffected V: Unaffected N: Set

C: Unaffected

Addressing
Mode Syntax Instruction Format

 Syntax
 Instruction Format
 Time
 Note

 OTIRW
 11101101 11110011
 2+r+o

**Execute** 

### OUT OUTPUT (BYTE)

OUT(C), src = R, IM

**Operation:**  $(C) \leftarrow src$ 

The byte of data from the source is loaded into the selected peripheral. During the I/O transaction, the contents of the 32-bit BC register are placed on the address bus.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

 Addressing
 Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 R:
 OUT (C),R
 11101101 01 -r- 001
 3+0

 IM:
 OUT (C),n
 11101101 01110001 —n—
 3+0

Field Encodings: r: per convention

### OUTW OUTPUT (WORD)

OUTW (C), src = R, IM

**Operation:** (C)  $\leftarrow$  src(15-0)

The word of data from the source is loaded into the selected peripheral. During the I/O transaction, the contents of the 32-bit BC register are placed on the address bus.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

 Addressing
 Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 R:
 OUTW (C),R
 11011101 01rrr 001
 2+0

 IM:
 OUTW (C),nn
 11111101 01111001 -n(low)- -n(high)
 2+0

Field Encodings: rrr: 000 for BC, 010 for DE, 111 for HL

### OUT OUTPUT ACCUMULATOR

**Execute** 

OUT (n),A

Operation:

(n)  $\leftarrow$  A

The byte of data from the accumulator is loaded into the selected peripheral. During the I/O transaction, the 8-bit peripheral address from the instruction is placed on the low byte of the address bus, the contents of the accumulator are placed on address lines A(15-8), and the high-order address lines are all zeros.

Flags:

S: Unaffected Z: Unaffected H: Unaffected V: Unaffected

N: Unaffected C: Unaffected

Addressing

Mode Syntax Instruction Format Time Note

OUT (n),A 11010011 ——n— 3+0

# OUT0 OUTPUT (TO PAGE 0)

OUT0 (n), src = R

Operation:

 $\text{(n)} \leftarrow \text{src}$ 

The byte of data from the source register is loaded into the selected on-chip peripheral. No external I/O transaction will be generated as a result of this instruction, although the I/O address will appear on the address bus and the write data will appear on the data bus while this internal write is occurring. The peripheral address is placed on the low byte of the address bus and zeros are placed on all other address lines.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute
Mode Syntax Instruction Format Time

 Mode
 Syntax
 Instruction Format
 Time
 Note

 R:
 OUT0 (n),R
 11101101 00-r-001 ——n—
 3+0

Field Encodings: r: per convention

# OUTA OUTPUT DIRECT TO PORT ADDRESS (BYTE)

OUT (nn),A

**Operation:**  $(nn) \leftarrow A$ 

The byte of data from the accumulator is loaded into the selected peripheral. During the I/O transaction, the peripheral address from the instruction is placed on the address bus. Any bytes of address not specified in the instruction are driven on the address lines are all

zeros.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute
Mode Syntax Instruction Format Time

 Syntax
 Instruction Format
 Time
 Note

 OUTA (nn),A
 11101101 11010011 -n(low)- -n(high)
 2+0
 I

Note

# OUTAW OUTPUT DIRECT TO PORT ADDRESS (WORD)

OUT (nn),HL

**Operation:**  $(nn) \leftarrow HL(15-0)$ 

The word of data from the HL register is loaded into the selected peripheral. During the I/O transaction, the peripheral address from the instruction is placed on the address bus. Any bytes of address not specified in the instruction are driven on the address lines are all

zeros.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute
Mode Syntax Instruction Format Time

OUTAW (nn),HL 11111101 11010011 -n(low)- -n(high) 2+0 I

5-126 DC-8297-03

## OUTD OUTPUT AND DECREMENT (BYTE)

**OUTD** 

Operation:

 $\begin{array}{ll} \mathsf{B} & \leftarrow & \mathsf{B-1} \\ (\mathsf{C}) & \leftarrow & (\mathsf{HL}) \\ \mathsf{HL} & \leftarrow & \mathsf{HL-1} \end{array}$ 

This instruction is used for block output of strings of data. During the I/O transaction the 32-bit BC register is placed on the address bus. Note that the B register contains the loop count for this instruction so that A15-A8 are not useable as part of a fixed port address. The decremented B register is used in the address.

First the B register, used as a counter, is decremented by one. The byte of data from the memory location addressed by the HL register is loaded into the selected peripheral. The HL register is then decremented by one, thus moving the pointer to the next source for the output.

Flags:

S: Unaffected

Z: Set if the result of decrementing B is zero; cleared otherwise

H: Unaffected V: Unaffected N: Set

C: Unaffected

Addressing Mode

**Syntax** Instruction Format OUTD 11101101 10101011

Execute Time

2+r+o

Note

## OUTDW OUTPUT AND DECREMENT (WORD)

**OUTDW** 

**Operation:**  $BC(15-0) \leftarrow BC(15-0) - 1$ 

 $\begin{array}{lll} \text{(DE)} & \leftarrow & \text{(HL)} \\ \text{HL} & \leftarrow & \text{HL - 2} \end{array}$ 

This instruction is used for block output of strings of data. During the I/O transaction the 32-bit DE register is placed on the address bus.

First the BC register, used as a counter, is decremented by one. The word of data from the memory location addressed by the HL register is loaded into the selected peripheral. The HL register is then decremented by two, thus moving the pointer to the next source for the output.

Flags: S: Unaffected

Z: Set if the result of decrementing BC is zero; cleared otherwise

H: Unaffected V: Unaffected N: Set

C: Unaffected

 Addressing
 Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 OUTDW
 11101101
 11101011
 2+r+o

## OUTI OUTPUT AND INCREMENT (BYTE)

OUTI

Operation:

 $\begin{array}{l} \mathsf{B} & \leftarrow \; \mathsf{B} \cdot \mathsf{1} \\ (\mathsf{C}) \leftarrow \; (\mathsf{HL}) \\ \mathsf{HL} \leftarrow \; \mathsf{HL} + \mathsf{1} \end{array}$ 

This instruction is used for block output of strings of data. During the I/O transaction the 32-bit BC register is placed on the address bus. Note that the B register contains the loop count for this instruction so that A15-A8 are not useable as part of a fixed port address. The decremented B register is used in the address.

First the B register, used as a counter, is decremented by one. The byte of data from the memory location addressed by the HL register is loaded into the selected peripheral. The HL register is then incremented by one, thus moving the pointer to the next source for the output.

Flags:

S: Unaffected

Z: Set if the result of decrementing B is zero; cleared otherwise

H: Unaffected V: Unaffected

N: Set

C: Unaffected

Addressing Mode

**Syntax** Instruction Format OUTI 11101101 10100011

Execute Time 2+r+o

Note

# OUTIW OUTPUT AND INCREMENT (WORD)

**OUTIW** 

**Operation:**  $BC(15-0) \leftarrow BC(15-0) -1$ 

 $\begin{array}{lll} \text{(DE)} & \leftarrow & \text{(HL)} \\ \text{HL} & \leftarrow & \text{HL} + 2 \end{array}$ 

This instruction is used for block output of strings of data. During the I/O transaction the 32-bit DE register is placed on the address bus.

First the BC register, used as a counter, is decremented by one. The word of data from the memory location addressed by the HL register is loaded into the selected peripheral. The HL register is then incremented by two, thus moving the pointer to the next source for the output.

Flags: S: Unaffected

Z: Set if the result of decrementing BC is zero; cleared otherwise

H: Unaffected V: Unaffected N: Set

C: Unaffected

 Addressing
 Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 OUTIW
 11101101
 11100011
 2+r+o

#### POP POP ACCUMULATOR

POP dst dst = AF

Operation:

F  $\leftarrow$  (SP)  $\leftarrow$  (SP+1) Α SP  $\leftarrow$  SP + 2 if (LW) then begin  $SP \leftarrow SP + 2$ end

The contents of the memory location addressed by the Stack Pointer (SP) are loaded into the destination in ascending byte order from ascending address memory locations. For this instruction, the Flag register is the least significant byte, followed by the Accumulator. The SP is then incremented by two (by four in the Long Word mode). Note that in the Long Word mode only one word is read from memory, although the SP is in fact incremented by four.

Flags:

S: Loaded from (SP) Z: Loaded from (SP) H: Loaded from (SP)

V: Loaded from (SP) Loaded from (SP) N: C: Loaded from (SP)

Addressing

**Execute** Time Mode **Syntax Instruction Format** Note POP AF 11110001 2+r

## POP POP CONTROL REGISTER

POP dst dst = SR

Operation: if (LW

```
if (LW) then begin
                         (SP)
    dst(6-0)
    dst(15-8)
                         (SP+1)
    dst(23-16) \leftarrow
                         (SP+2)
    dst(31-24) ←
                         (SP+3)
    SP
                         SP + 4
    end
else begin
    dst(6-0)
                         (SP)
    dst(15-8)
                         (SP+1)
    dst(23-16) ←
                         (SP+1)
    dst(31-24) \leftarrow
                         (SP+1)
    SP
                         SP + 2
    end
```

The contents of the memory location addressed by the Stack Pointer (SP) are loaded into the destination in ascending byte order from ascending address memory locations. The SP is then incremented by two (by four in the Long Word mode). Note that when not in the Long Word mode the most significant byte read from memory is also written to the two most significant bytes of the SR. Also note that the XM bit is unaffected by this instruction.

Flags:

S: Unaffected Z: Unaffected H: Unaffected V: Unaffected N: Unaffected C: Unaffected

Addressing Mode

1			Execute	
	Syntax	Instruction Format	Time	Note
	POP SR	11101101 11000001	3+r	L

F----

### POP REGISTER

POP dst dst = R, RX

**Operation:** if (LW) then begin

else begin

end

The contents of the memory location addressed by the Stack Pointer (SP) are loaded into the destination in ascending byte order from ascending address memory locations. The SP is then incremented by two (by four in the Long Word mode).

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing **Execute Syntax Instruction Format** Mode Time Note R: POP R 11rr 0001 1+r L POP RX 11y11101 11100001 RX: 1+r L

Field Encodings: rr: 00 for BC, 01 for DE, 10 for HL

y: 0 for IX, 1 for IY

## PUSH PUSH ACCUMULATOR

PUSH src src = AF

Operation: if (LW)

if (LW) then begin ← SP - 4 SP (SP) ← F  $(SP+1) \leftarrow A$  $(SP+2) \leftarrow 00h$  $(SP+3) \leftarrow 00h$ end else begin SP  $\leftarrow$  SP - 2 (SP)  $\leftarrow$  F  $(SP+1) \leftarrow A$ end

The Stack Pointer (SP) is decremented by two (by four in Long Word mode) and the source is loaded into the memory locations addressed by the SP in ascending byte order in ascending address memory locations. For this instruction, the Flag register is the least significant byte, followed by the Accumulator. The other two bytes written in the Long Word mode are all zeros. The Flag register and Accumulator are unaffected.

Flags:

S: Unaffected Z: Unaffected H: Unaffected V: Unaffected

N: Unaffected C: Unaffected

Addressing Mode 
 Syntax
 Instruction Format
 Time
 Note

 PUSH AF
 11110101
 3+w
 L

### PUSH PUSH CONTROL REGISTER

PUSH src src = SR

Operation:

 $\begin{array}{rcl} \text{if (LW) then begin} \\ & \text{SP} & \leftarrow & \text{SP - 4} \\ & (\text{SP}) & \leftarrow & \text{src}(\text{7-0}) \\ & (\text{SP+1}) & \leftarrow & \text{src}(15\text{-8}) \\ & (\text{SP+2}) & \leftarrow & \text{src}(23\text{-16}) \\ & (\text{SP+3}) & \leftarrow & \text{src}(31\text{-24}) \\ & \text{end} \\ & \text{else begin} \\ & \text{SP} & \leftarrow & \text{SP - 2} \\ & (\text{SP}) & \leftarrow & \text{src}(\text{7-0}) \\ & (\text{SP+1}) & \leftarrow & \text{src}(15\text{-8}) \end{array}$ 

The Stack Pointer (SP) is decremented by two (by four in Long Word mode) and the source is loaded into the memory locations addressed by the SP in ascending byte order in ascending address memory locations. The contents of the source are unaffected.

Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

end

Addressing Mode

 Syntax
 Instruction Format
 Time
 Note

 PUSH SR
 11101101 11000101
 3+w
 L

## PUSH PUSH IMMEDIATE

```
PUSH src src = IM
```

**Operation:** if (LW) then begin

```
\begin{array}{lll} \mathsf{SP} & \leftarrow & \mathsf{SP-4} \\ (\mathsf{SP}) & \leftarrow & \mathsf{src}(7\text{-}0) \\ (\mathsf{SP+1}) & \leftarrow & \mathsf{src}(15\text{-}8) \\ (\mathsf{SP+2}) & \leftarrow & \mathsf{src}(23\text{-}16) \\ (\mathsf{SP+3}) & \leftarrow & \mathsf{src}(31\text{-}24) \\ \mathsf{end} \end{array}
```

else begin

end

The Stack Pointer (SP) is decremented by two (by four in Long Word mode) and the source is loaded into the memory locations addressed by the SP in ascending byte order in ascending address memory locations.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing

Mode	Syntax	Instruction Format	Time	Note
IM:	PUSH nn	11111101 11110101 -n(low)n(high)	3+W	I, L

5-136

**Execute** 

### PUSH REGISTER

PUSH src src = R, RX

**Operation:** if (LW) then begin

 $\begin{array}{lll} \mathsf{SP} & \leftarrow & \mathsf{SP-4} \\ (\mathsf{SP}) & \leftarrow & \mathsf{src}(7\text{-}0) \\ (\mathsf{SP+1}) & \leftarrow & \mathsf{src}(15\text{-}8) \\ (\mathsf{SP+2}) & \leftarrow & \mathsf{src}(23\text{-}16) \\ (\mathsf{SP+3}) & \leftarrow & \mathsf{src}(31\text{-}24) \\ \mathsf{end} \end{array}$ 

else begin

end

The Stack Pointer (SP) is decremented by two (by four in Long Word mode) and the source is loaded into the memory locations addressed by the SP in ascending byte order in ascending address memory locations. The contents of the source are unaffected.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing **Execute** Mode **Syntax Instruction Format** Time Note R: **PUSH R** 11rr0101 3+wL PUSH RX 11y11101 11100101 RX: 3+WL

Field Encodings: rr: 00 for BC, 01 for DE, 10 for HL

y: 0 for IX, 1 for IY

### RES RESET BIT

RES b, dst dst = R, IR, X

**Operation:**  $dst(b) \leftarrow 0$ 

The specified bit b within the destination operand is cleared to 0. The other bits in the destination are unaffected. The bit to be reset is specified by a 3-bit field in the instruction; this field contains the binary encoding for the bit number to be cleared. The bit number b must be between 0 and 7.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressin	g		Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	RES b,R	11001011 10bbb -r-	2	
IR:	RES b,(HL)	11001011 10bbb110	2+r	
X:	RES $b_i(XY+d)$	11y11101 11001011 ——d— 10bbb110	4+r	1

**Field Encodings:** r: per convention

y: 0 for IX, 1 for IY

#### RESC RESET CONTROL BIT

RESC mode mode = LCK, LW

Operation:

 $\begin{array}{ll} \text{if (mode = LCK) then begin} \\ \text{SR(1)} & \leftarrow & 0 \\ \text{end} \\ \text{else begin} \\ \text{SR(6)} & \leftarrow & 0 \\ \text{end} \end{array}$ 

When reseting Lock mode (LCK), the LCK bit (bit 1) in the Select Register (SR) is set to 0, enabling external bus requests. Note that these requests cannot be granted until after the instruction has been executed, and that one or more of the succeeding instructions may also have been fetched for decoding before this instruction has been executed.

When reseting Long Word mode (LW), the LW bit (bit 6) in the SR is set to 0, selecting 16-bit words. When using 16-bit words, all word load operations transfer 16 bits.

**Execute** 

Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

Addressing

Mode Syntax Instruction Format Time Note

RESC mode 11mm1101 11111111 4

Field Encodings: mm: 01 for LW, 10 for LCK

#### RET RETURN

RET [cc]

**Operation:** if (cc is TRUE) then begin

```
if (XM) then begin
                           (SP)
   PC(7-0)
   PC(15-8)
                           (SP+1)
   PC(23-16)
                           (SP+2)
   PC(31-24)
                           (SP+3)
   SP
                           SP + 4
   end
else begin
   PC(7-0)
                           (SP)
   PC(15-8)
                           (SP+1)
   SP
                           SP + 2
   end
end
```

This instruction is used to return to a previously executing procedure at the end of a procedure entered by a Call instruction. For a conditional return, one of the Zero, Carry, Sign, or Parity/Overflow flags is checked to see if its setting matches the condition code "cc" encoded in the instruction; if the condition is not satisfied, the instruction following the Return instruction is executed, otherwise a value is popped from the stack and loaded into the Program Counter (PC), thereby specifying the location of the next instruction to be executed. For an unconditional return, the return is always taken and a condition code is not specified.

This instruction is also used to return to a previously executing procedure at the end of a procedure entered by an interrupt in the assigned vectors mode, if Z80 family peripherals are used external to the Z380 MPU.

Execute

Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

Addressing

Syntax	Instruction Format	Time	Note
RET CC	11-cc000	note	Χ
RET	11001001	2+r	X
	RET CC	RET CC 11-cc000	SyntaxInstruction FormatTimeRET CC11-cc000note

Field Encodings: cc: 000 for NZ, 001 for Z, 010 for NC, 011 for C,

100 for PO/NV, 101 for PE/V, 110 for P/NS, 111 for M/S

**Note:** 2 if CC is false, 2+r if CC is true

#### RETB RETURN FROM BREAKPOINT

**Operation:** PC (31-0)  $\leftarrow$  SPC (31-0)

This instruction is used to return to a previously executing procedure at the end of a breakpoint. The contents of the Shadow Program Counter (SPC), which holds the address of the next instruction of the previously executing procedure, are loaded into the Program Counter (PC).

**Execute** 

Note that maskable interrupts (if IEF1 is set) and non-maskable interrupt are enabled after

the instruction following RETB is executed.

Flags: S: Unaffected

Z: Unaffected H: Unaffected V: Unaffected N: Unaffected C: Unaffected

Addressing

 Mode
 Syntax
 Instruction Format
 Time
 Note

 RETB
 11101101 01010101
 2

#### RETI RETURN FROM INTERRUPT

**RETI** 

Operation: if (XM) then begin

```
PC(7-0)
                      (SP)
   PC(15-8)
                      (SP+1)
   PC(23-16) ←
                      (SP+2)
   PC(31-24) ←
                      (SP+3)
   SP
                      SP + 4
   end
else begin
   PC(7-0)
                      (SP)
   PC(15-8)
                      (SP+1)
   SP
                      SP + 2
   end
```

This instruction is used to return to a previously executing procedure at the end of a procedure entered by an interrupt. The contents of the location addressed by the Stack Pointer (SP) are popped into the Program Counter (PC), thereby specifying the location of the next instruction to be executed. A special sequence of bus transactions is performed when this instruction is executed in order to control Z80 family peripherals; see the description of the external interface for more details.

Unaffected Flags: S:

> Z: Unaffected H: Unaffected V: Unaffected N: Unaffected C: Unaffected

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
	RETI	11101101 01001101	2+r	Χ

#### RETN RETURN FROM NONMASKABLE INTERRUPT

**RETN** 

**Operation:** if (XM) then begin

PC(7-0) (SP) PC(15-8) (SP+1)PC(23-16) ← (SP+2)PC(31-24) ← (SP+3)SP SP + 4end else begin PC(7-0) (SP) PC(15-8) (SP+1)SP SP + 2

end  $\leftarrow$  IEF2

This instruction is used to return to a previously executing procedure at the end of a procedure entered by a nonmaskable interrupt. The contents of the location addressed by the Stack Pointer (SP) are popped into the Program Counter (PC), thereby specifying the location of the next instruction to be executed. The previous setting of the interrupt enable bit is restored by execution of this instruction.

**Execute** 

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

**Addressing** 

 Mode
 Syntax
 Instruction Format
 Time
 Note

 RETN
 11101101 01000101
 2+r
 X

### RL ROTATE LEFT (BYTE)

RL dst dst = R, IR, X

 $\begin{array}{ccc} dst(0) & \leftarrow & C \\ C & \leftarrow & dst(7) \end{array}$ 

 $dst(n+1) \leftarrow tmp(n) \text{ for } n = 0 \text{ to } 6$ 

The contents of the destination operand are concatenated with the Carry flag and together they are rotated left one bit position. Bit 7 of the destination operand is moved to the Carry flag and the Carry flag is moved to bit 0 of the destination.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit rotated from bit 7 was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	RL R	11001011 00010-r-	2	
IR:	RL (HL)	11001011 00010110	2+r	
X:	RL (XY+d)	11y11101 11001011 ——d— 00010110	4+r	

**Field Encodings:** r: per convention

y: 0 for IX, 1 for IY

### RLW ROTATE LEFT (WORD)

RLW dst dst = R, RX, IR, X

 $dst(0) \leftarrow C \\ C \leftarrow dst(15)$ 

 $dst(n+1) \leftarrow tmp(n) \text{ for } n = 0 \text{ to } 14$ 

The contents of the destination operand are concatenated with the Carry flag and together they are rotated left one bit position. The most significant bit of the destination operand is moved to the Carry flag and the Carry flag is moved to bit 0 of the destination.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit rotated from the most significant bit was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	RLW R	11101101 11001011 000100rr	2	
RX:	RLW RX	11101101 11001011 0001010y	2	
IR:	RLW (HL)	11101101 11001011 00010010	2+r	
X:	RLW (XY+d)	11y11101 11001011 ——d— 00010010	4+r	I

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

# RLA ROTATE LEFT (ACCUMULATOR)

**RLA** 

 $\begin{array}{cccc} A(0) & \leftarrow & C \\ C & \leftarrow & A(7) \end{array}$ 

 $A(n+1) \leftarrow tmp(n) \text{ for } n = 0 \text{ to } 6$ 

The contents of the accumulator are concatenated with the Carry flag and together they are rotated left one bit position. Bit 7 of the accumulator is moved to the Carry flag and the Carry flag is moved to bit 0 of the accumulator.

**Execute** 

Flags: S: Unaffected

Z: UnaffectedH: ClearedP: UnaffectedN: Cleared

C: Set if the bit rotated from bit 7 was a 1; cleared otherwise

**Addressing** 

Mode Syntax Instruction Format Time Note

RLA 00010111

#### RLC ROTATE LEFT CIRCULAR (BYTE)

RLC dst dst = R, IR, X

 $\begin{array}{ccc} C & \leftarrow & dst(7) \\ dst(0) & \leftarrow & tmp(7) \end{array}$ 

 $dst(n+1) \leftarrow tmp(n) \text{ for } n = 0 \text{ to } 6$ 

The contents of the destination operand are rotated left one bit position. Bit 7 of the destination operand is moved to the bit 0 position and also replaces the Carry flag.

Flags: S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit rotated from bit 7 was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	RLC R	11001011 00000-r-	2	
IR:	RLC (HL)	11001011 00000110	2+r	
X:	RLC (XY+d)	11y11101 11001011 ——d— 00000110	4+r	I

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

### RLCW ROTATE LEFT CIRCULAR (WORD)

RLCW dst dst = R, RX, IR, X

**Operation:**  $tmp \leftarrow dst$ 

 $C \leftarrow dst(15)$  $dst(0) \leftarrow tmp(15)$ 

 $dst(n+1) \leftarrow tmp(n) \text{ for } n = 0 \text{ to } 14$ 

The contents of the destination operand are rotated left one bit position. The most significant bit of the destination operand is moved to the bit 0 position and also replaces the Carry flag.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit rotated from the most significant bit was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	RLCW R	11101101 11001011 000000rr	2	
RX:	RLCW RX	11101101 11001011 0000010y	2	
IR:	RLCW (HL)	11101101 11001011 00000010	2+r	
X:	RLCW (XY+d)	11y11101 11001011 ——d— 00000010	4+r	1

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

## RLCA ROTATE LEFT CIRCULAR (ACCUMULATOR)

Note

**RLCA** 

**Operation:** tmp  $\leftarrow$  A

 $\begin{array}{ccc} C & \leftarrow & A(7) \\ A(0) & \leftarrow & tmp(7) \end{array}$ 

 $A(n+1) \leftarrow tmp(n)$  for n = 0 to 6

The contents of the accumulator are rotated left one bit position. Bit 7 of the accumulator is moved to the bit 0 position and also replaces the Carry flag.

Flags: S: Unaffected

Z: UnaffectedH: ClearedP: UnaffectedN: Cleared

C: Set if the bit rotated from bit 7 was a 1; cleared otherwise

Addressing Execute

ModeSyntaxInstruction FormatTimeRLCA000001112

#### RLD ROTATE LEFT DIGIT

**RLD** 

Operation:

The low digit of the accumulator is logically concatenated to the destination byte whose memory address is in the HL register. The resulting three-digit quantity is rotated to the left by one BCD digit (four bits). The lower digit of the source is moved to the upper digit of the source; the upper digit of the source is moved to the lower digit of the accumulator, and the lower digit of the accumulator is moved to the lower digit of the source. The upper digit of the accumulator is unaffected. In multiple-digit BCD arithmetic, this instruction can be used to shift to the left a string of BCD digits, thus multiplying it by a power of ten. The accumulator serves to transfer digits between successive bytes of the string. This is analogous to the use of the Carry flag in multiple-precision shifting using the RL instruction.

Flags:

- S: Set if the accumulator is negative after the operation; cleared otherwise
- Z: Set if the accumulator is zero after the operation; cleared otherwise
- H: Cleared
- P: Set if the parity of the accumulator is even after the operation; cleared otherwise
- N: Cleared C: Unaffected

Addressing Mode

**Syntax** Instruction Format RLD 11101101 01101111

Execute Time

Note

3+r

#### RR ROTATE RIGHT (BYTE)

RR dst dst = R, IR, X

 $dst(7) \leftarrow C$  $C \leftarrow dst(0)$ 

 $dst(n) \leftarrow tmp(n+1) \text{ for } n = 0 \text{ to } 6$ 

The contents of the destination operand are concatenated with the Carry flag and together they are rotated right one bit position. Bit 0 of the destination operand is moved to the Carry flag and the Carry flag is moved to bit 7 of the destination.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit rotated from bit 0 was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	RR R	11001011 00011-r-	2	
IR:	RR (HL)	11001011 00011110	2+r	
X:	RR (XY+d)	11y11101 11001011 ——d— 00011110	4+r	1

**Field Encodings:** r: per convention

y: 0 for IX, 1 for IY

### RRW ROTATE RIGHT (WORD)

RRW dst dst = R, RX, IR, X

**Operation:** tmp  $\leftarrow$  dst

 $C \leftarrow dst(0)$  $dst(15) \leftarrow C$ 

 $dst(n) \leftarrow tmp(n+1) \text{ for } n = 0 \text{ to } 14$ 

The contents of the destination operand are concatenated with the Carry flag and together they are rotated right one bit position. Bit 0 of the destination operand is moved to the Carry flag and the Carry flag is moved to the most significant bit of the destination.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit rotated from bit 0 was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	RRW R	11101101 11001011 000110rr	2	
RX:	RRW RX	11101101 11001011 0001110y	2	
IR:	RRW (HL)	11101101 11001011 00011010	2+r	
X:	RRW (XY+d)	11y11101 11001011 ——d— 00011010	4+r	1

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

### RRA ROTATE RIGHT (ACCUMULATOR)

**RRA** 

Operation:

 $\begin{array}{ccc} \mathsf{tmp} & \leftarrow & \mathsf{A} \\ \mathsf{A}(7) & \leftarrow & \mathsf{C} \\ \mathsf{C} & \leftarrow & \mathsf{A}(0) \end{array}$ 

 $A(n) \leftarrow tmp(n+1) \text{ for } n = 0 \text{ to } 6$ 

The contents of the accumulator are concatenated with the Carry flag and together they are rotated right one bit position. Bit 0 of the accumulator is moved to the Carry flag and the Carry flag is moved to bit 7 of the accumulator.

Flags:

S: Unaffected

Z: UnaffectedH: ClearedP: UnaffectedN: Cleared

C: Set if the bit rotated from bit 0 was a 1; cleared otherwise

Addressing

Mode

**Syntax** Instruction Format RRA 00011111

Execute

Time

Note

## RRC ROTATE RIGHT CIRCULAR (BYTE)

RRC dst dst = R, IR, X

**Operation:** tmp  $\leftarrow$  dst

 $\begin{array}{ccc} C & \leftarrow & dst(0) \\ dst(7) & \leftarrow & tmp(0) \end{array}$ 

 $dst(n) \leftarrow tmp(n+1) \text{ for } n = 0 \text{ to } 6$ 

The contents of the destination operand are rotated right one bit position. Bit 0 of the destination operand is moved to the bit 7 position and also replaces the Carry flag.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit rotated from bit 0 was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	RRC R	11001011 00001-r-	2	
IR:	RRC (HL)	11001011 00001110	2+r	
X:	RRC (XY+d)	11y11101 11001011 ——d— 00001110	4+r	

**Field Encodings:** r: per convention

y: 0 for IX, 1 for IY

#### RRCW ROTATE RIGHT CIRCULAR (WORD)

RRCW dst dst = R, RX, IR, X

**Operation:** tmp  $\leftarrow$  dst

 $C \leftarrow dst(0)$  $dst(15) \leftarrow tmp(0)$ 

 $dst(n) \leftarrow tmp(n+1) \text{ for } n = 0 \text{ to } 14$ 

The contents of the destination operand are rotated right one bit position. Bit 0 of the destination operand is moved to the most significant bit position and also replaces the Carry

flag.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit rotated from bit 0 was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	RRCW R	11101101 11001011 000010rr	2	
RX:	RRCW RX	11101101 11001011 0000110y	2	
IR:	RRCW (HL)	11101101 11001011 00001010	2+r	
X:	RRCW (XY+d)	11y11101 11001011 ——d— 00001010	4+r	1

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

Note

## RRCA ROTATE RIGHT CIRCULAR (ACCUMULATOR)

**RRCA** 

**Operation:** tmp  $\leftarrow$  A

 $\begin{array}{ccc} C & \leftarrow & A(0) \\ A(7) & \leftarrow & tmp(0) \end{array}$ 

 $A(n) \leftarrow tmp(n+1) \text{ for } n = 0 \text{ to } 6$ 

The contents of the accumulator are rotated right one bit position. Bit 0 of the accumulator is moved to the bit 7 position and also replaces the Carry flag.

Flags: S: Unaffected

Z: UnaffectedH: ClearedP: UnaffectedN: Cleared

C: Set if the bit rotated from bit 0 was a 1; cleared otherwise

Addressing Execute

 Mode
 Syntax
 Instruction Format
 Time

 RRCA
 00001111
 2

#### RRD ROTATE RIGHT DIGIT

**RRD** 

Operation:

The low digit of the accumulator is logically concatenated to the destination byte whose memory address is in the HL register. The resulting three-digit quantity is rotated to the right by one BCD digit (four bits). The upper digit of the source is moved to the lower digit of the source; the lower digit of the source is moved to the lower digit of the accumulator, and the lower digit of the accumulator is moved to the upper digit of the source. The upper digit of the accumulator is unaffected. In multiple-digit BCD arithmetic, this instruction can be used to shift to the right a string of BCD digits, thus dividing it by a power of ten. The accumulator serves to transfer digits between successive bytes of the string. This is analogous to the use of the Carry flag in multiple-precision shifting using the RR instruction.

Flags:

- S: Set if the accumulator is negative after the operation; cleared otherwise
- Z: Set if the accumulator is zero after the operation; cleared otherwise
- H: Cleared
- P: Set if the parity of the accumulator is even after the operation; cleared otherwise
- N: Cleared C: Unaffected

Addressing Mode

 Syntax
 Instruction Format
 Time
 Note

 RRD
 11101101 01100111
 3+r

#### RST RESTART

RST address

```
Operation:
                   if (XM) then begin
                                  \leftarrow SP - 4
                        SP
                        (SP)
                                  \leftarrow PC(7-0)
                        (SP+1) \leftarrow PC(15-8)
                        (SP+2) \leftarrow PC(23-16)
                        (SP+3) \leftarrow PC(31-24)
                        end
                   else begin
                        SP
                                  \leftarrow SP - 2
                        (SP)
                                  \leftarrow PC(7-0)
                        (SP+1) \leftarrow PC(15-8)
                        end
```

PC

The current Program Counter (PC) is pushed onto the stack and the PC is loaded with a constant address encoded in the instruction. Execution then begins at this address. The restart instruction allows for a call to one of eight fixed locations as shown in the table below. The table also indicates the encoding of the address used in the instruction encoding. (The address is in hexadecimal, the encoding in binary.)

Address	t encoding
00000000h	000
00000008h	001
00000010h	010
00000018h	011
00000020h	100
00000028h	101
00000030h	110
00000038h	111

 $\leftarrow$  address

Flags:

S: Unaffected
Z: Unaffected
H: Unaffected
V: Unaffected
N: Unaffected
C: Unaffected

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
	RST address	11-t-111	4+W	Χ

**Field Encodings:** 000 for 00h, 001 for 08h, 010 for 10h, 011 for 18h, 100 for 20h, 101 for 28h, 110 for 30h, 111 for 38h

5-158

## SBC SUBTRACT WITH CARRY (BYTE)

SBC A, src src = R, RX, IM, IR, X

**Operation:** A  $\leftarrow$  A - src - C

The source operand together with the Carry flag is subtracted from the accumulator and the difference is stored in the accumulator. The contents of the source are unaffected. Two's complement subtraction is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a borrow from bit 4 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if the operands are of different signs and the

result is of the same sign as the source; cleared otherwise N:  $\;\;$  Set

C: Set if there is a borrow from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	SBC A,R	10011-r-	2	
RX:	SBC A,RX	11y11101 1001110w	2	
IM:	SBC A,n	11011110 ——n—	2	
IR:	SBC A,(HL)	10011110	2+r	
X:	SBC A.(XY+d)	11v11101 10011110 ——d—	4+r	1

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

### SBC SUBTRACT WITH CARRY (WORD)

SBC HL,src dst = HL

src = BC, DE, HL, SP

**Operation:**  $HL(15-0) \leftarrow HL(15-0) - src(15-0) - C$ 

The source operand together with the Carry flag is subtracted from the HL register and the difference is stored in the HL register. The contents of the source are unaffected. Two's complement subtraction is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a borrow from bit 12 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if the operands are of different signs and the result is of the same sign as the the source; cleared otherwise

N: Set

C: Set if there is a borrow from the most significant bit of the result; cleared otherwise

 Addressing
 Execute

 Mode
 Syntax
 Instruction Format
 Time
 Note

 R:
 SBC HL,R
 11101101 01rr0010
 2

Field Encodings: rr: 00 for BC, 01 for DE, 10 for HL, 11 for SP

### SBCW SUBTRACT WITH CARRY (WORD)

SBCW [HL,]src src = R, RX, IM, X

**Operation:**  $HL(15-0) \leftarrow HL(15-0) - src(15-0) - C$ 

The source operand together with the Carry flag is subtracted from the HL register and the difference is stored in the HL register. The contents of the source are unaffected. Two's complement subtraction is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a borrow from bit 12 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if the operands are of different signs and the

result is of the same sign as the source; cleared otherwise

N: Set

C: Set if there is a borrow from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	SBCW [HL,]R	11101101 100111rr	2	
RX:	SBCW [HL,]RX	11y11101 10011111	2	
IM:	SBCW [HL,]nn	11101101 10011110 -n(low) -n(high)-	2	
X:	SBCW [HL,](XY+d)	11y11101 11011110 ——d—	4+r	1

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

### SCF SET CARRY FLAG

SCF

Operation:  $C \leftarrow 1$ 

The Carry flag is set to 1.

Flags: S: Unaffected

Z: UnaffectedH: ClearedV: UnaffectedN: ClearedC: Set

Addressing

Mode Syntax Instruction Format Time Note

**Execute** 

SCF 00110111 2

SET BIT

SET b, dst = R, IR, X

**Operation:**  $dst(b) \leftarrow 1$ 

The specified bit b within the destination operand is set to 1. The other bits in the destination are unaffected. The bit to be set is specified by a 3-bit field in the instruction; this field contains the binary encoding for the bit number to be set. The bit number b must be between 0 and 7.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	SET b,R	11001011 11bbb -r-	2	
IR:	SET b,(HL)	11001011 11bbb110	2+r	
X:	SET b,(XY+d)	11y11101 11001011 ——d— 11bbb110	4+r	1

**Field Encodings:** r: per convention

y: 0 for IX, 1 for IY

#### SETC SET CONTROL BIT

SETC mode mode = LCK, LW, XM

Operation:

```
if (mode = LCK) then begin SR(1) \leftarrow 1 end else if (mode = LW) then begin SR(6) \leftarrow 1 end else begin SR(7) \leftarrow 1 end
```

When setting Lock mode (LCK), the LCK bit (bit 1) in the Select Register (SR) is set to 1, disabling external bus requests. Note that bus requests are not disabled until after this instruction has been executed, and that one or more of the succeeding instructions may also have been fetched for decoding before this instruction has been executed.

When setting Long Word mode (LW), the LW bit (bit 6) in the SR is set to 1, selecting 32-bit words. When using 32-bit words, all word load instructions transfer 32 bits.

When setting Extended mode (XM), the XM bit (bit 7) in the SR is set to 1, selecting addresses modulo 4,294,967,296 (32 bits) as opposed to addresses modulo 65536 (16 bits) in Native mode. In Extended mode CALL and RETurn instructions save and restore 32 bit PC values to and from the stack, and the PC pushed to the stack in response to an interrupt is 32 bits. In Extended mode, address manipulation instructions such as INCrement, DECrement, ADD, and Jump Relative (JR) employ 32-bit addresses. Note that it is not possible to exit from Extended mode except via reset.

Flags:

S: Unaffected Z: Unaffected H: Unaffected V: Unaffected N: Unaffected

C: Unaffected

Addressing Mode

**Syntax** Instruction Format SETC mode 11mm1101 11110111

Execute Time

4

me Note

Field Encodings: mm: 01 for LW, 10 for LCK, 11 for XM

#### SLA SHIFT LEFT ARITHMETIC (BYTE)

SLA dst dst = R, IR, X

**Operation:** tmp  $\leftarrow$  dst

 $\begin{array}{ccc} C & \leftarrow & dst(7) \\ dst(0) & \leftarrow & 0 \end{array}$ 

 $dst(n+1) \leftarrow tmp(n) \text{ for } n = 0 \text{ to } 6$ 

The contents of the destination operand are shifted left one bit position. Bit 7 of the destination operand is moved to the Carry flag and zero is shifted into bit 0 of the destination.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit shifted from bit 7 was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	SLA R	11001011 00100-r-	2	
IR:	SLA (HL)	11001011 00100110	2+r	
X:	SLA (XY+d)	11y11101 11001011 ——d— 00100110	4+r	I

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

## SLAW SHIFT LEFT ARITHMETIC (WORD)

SLAW dst dst = R, RX, IR, X

**Operation:**  $tmp \leftarrow dst$ 

 $\begin{array}{ccc} dst(0) & \leftarrow & 0 \\ C & \leftarrow & dst(15) \end{array}$ 

 $dst(n+1) \leftarrow tmp(n) \text{ for } n = 0 \text{ to } 14$ 

The contents of the destination operand are shifted left one bit position. The most significant bit of the destination operand is moved to the Carry flag and zero is shifted into bit 0 of the destination.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit shifted from the most significant bit was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	SLAW R	11101101 11001011 001000rr	2	
RX:	SLAW RX	11101101 11001011 0010010y	2	
IR:	SLAW (HL)	11101101 11001011 00100010	2+r	
<b>X</b> :	SLAW (XY+d)	11y11101 11001011 ——d— 00100010	4+r	I

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

SLP SLEEP

SLP

**Operation:** if (STBY not enabled) then

**CPU Halts** 

else

Z380 enters Standby mode

With Standby mode disabled, this instruction is interpreted and executed as a HALT instruction.

With Standby mode enabled, executing this instruction causes all device operation to stop, thus minimizing power dissipation. The /STNBY signal is asserted to indicate this Standby mode status. /STNBY remains asserted until an interrupt or reset request is accepted, which causes the device to exit Standby mode. If the option is enabled, an external bus request also causes the devcie to exit the Standby mode.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Mode

g Execute Syntax Instruction Format Time Note

SLP 11101101 01110110 2

### SRA SHIFT RIGHT ARITHMETIC (BYTE)

SRA dst dst = R, IR, X

**Operation:** tmp  $\leftarrow$  dst

 $\begin{array}{ccc} C & \leftarrow & dst(0) \\ dst(7) & \leftarrow & tmp(7) \end{array}$ 

 $dst(n) \leftarrow tmp(n+1) \text{ for } n = 0 \text{ to } 6$ 

The contents of the destination operand are shifted right one bit position. Bit 0 of the destination operand is moved to the Carry flag and bit 7 remains unchanged.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit shifted from bit 0 was a 1; cleared otherwise

Addressing	J		Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	SRA R	11001011 00101-r-	2	
IR:	SRA (HL)	11001011 00101110	2+r	
X:	SRA (XY+d)	11y11101 11001011 ——d— 00101110	4+r	1

**Field Encodings:** r: per convention

y: 0 for IX, 1 for IY

#### SRAW SHIFT RIGHT ARITHMETIC (WORD)

SRAW dst dst = R, RX, IR, X

**Operation:** tmp  $\leftarrow$  dst

 $\begin{array}{ccc} C & \leftarrow & dst(0) \\ dst(15) & \leftarrow & tmp(15) \end{array}$ 

 $dst(n) \leftarrow tmp(n+1) \text{ for } n = 0 \text{ to } 14$ 

The contents of the destination operand are shifted right one bit position. Bit 0 of the destination operand is moved to the Carry flag and the most significant bit remains unchanged.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit shifted from bit 0 was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	SRAW R	11101101 11001011 001010rr	2	
RX:	SRAW RX	11101101 11001011 0010110y	2	
IR:	SRAW (HL)	11101101 11001011 00101010	2+r	
X:	SRAW (XY+d)	11y11101 11001011 ——d— 00101010	4+r	1

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

#### SRL SHIFT RIGHT LOGICAL (BYTE)

SRL dst dst = R, IR, X

C  $\leftarrow$  dst(0) dst(7)  $\leftarrow$  0

 $dst(n) \leftarrow tmp(n+1) \text{ for } n = 0 \text{ to } 6$ 

The contents of the destination operand are shifted right one bit position. Bit 0 of the destination operand is moved to the Carry flag and zero is shifted into bit 7 of the destination.

Flags: S: Cleared

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit shifted from bit 0 was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	SRL R	11001011 00111-r-	2	
IR:	SRL (HL)	11001011 00111110	2+r	
<b>X</b> :	SRL (XY+d)	11y11101 11001011 ——d— 00111110	4+r	I

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

#### SRLW SHIFT RIGHT LOGICAL (WORD)

SRLW dst dst = R, RX, IR, X

 $C \leftarrow dst(0)$  $dst(15) \leftarrow 0$ 

 $dst(n) \leftarrow tmp(n+1) \text{ for } n = 0 \text{ to } 14$ 

The contents of the destination operand are shifted right one bit position. Bit 0 of the destination operand is moved to the Carry flag and zero is shifted into the most significant bit of the destination.

Flags: S: Cleared

Z: Set if the result is zero; cleared otherwise

H: Cleared

P: Set if parity of the result is even; cleared otherwise

N: Cleared

C: Set if the bit shifted from bit 0 was a 1; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	SRLW R	11101101 11001011 001110rr	2	
RX:	SRLW RX	11101101 11001011 0011110y	2	
IR:	SRLW (HL)	11101101 11001011 00111010	2+r	
X:	SRLW (XY+d)	11y11101 11001011 ——d— 00111010	4+r	I

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

### SUB SUBTRACT (BYTE)

SUB A, src src = R, RX, IM, IR, X

**Operation:** A  $\leftarrow$  A - src

The source operand is subtracted from the accumulator and the difference is stored in the accumulator. The contents of the source are unaffected. Two's complement subtraction is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a borrow from bit 4 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if the operands are of different signs and the result is of the same sign as the source; cleared otherwise

N: Set

C: Set if there is a borrow from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	SUB A,R	10010-r-	2	
RX:	SUB A,RX	11y11101 1001010w	2	
IM:	SUB A,n	11010110 ——n—	2	
IR:	SUB A,(HL)	10010110	2+r	
X:	SUB A.(XY+d)	11v11101 10010110 ——d—	4+r	1

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

## SUBTRACT (WORD)

SUB HL,src src = DA

Operation:

if (XM) then begin

 $HL(31-0) \leftarrow HL(31-0) - src(31-0)$ 

end

else begin

 $HL(15-0) \leftarrow HL(15-0) - src(15-0)$ 

end

The source operand is subtracted from the HL register and the difference is stored in the HL register. The contents of the source are unaffected. Two's complement subtraction is performed. Note that the length of the operand is controlled by the Extended/Native mode selection, which is consistent with the manipulation of an address by the instruction.

Flags:

S: Unaffected

Z: Unaffected

H: Set if there is a borrow from bit 12 of the result; cleared otherwise

V: Unaffected

N: Set

C: Set if there is a borrow from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
DA:	SUB HL,(nn)	11101101 11010110 -n(low)n(high)	2+r	I, X

## SUB SUBTRACT FROM STACK POINTER (WORD)

SUB SP, src = IM

**Operation:** if (XM) then begin

 $SP(31-0) \leftarrow SP(31-0) - src(31-0)$ 

end

else begin

 $SP(15-0) \leftarrow SP(15-0) - src(15-0)$ 

end

The source operand is subtracted from the SP register and the difference is stored in the SP register. This has the effect of allocating or deallocating space on the stack. Two's complement subtraction is performed.

Flags: S: Unaffected

Z: Unaffected

H: Set if there is a borrow from bit 12 of the result; cleared otherwise

V: Unaffected

N: Set

C: Set if there is a borrow from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
IM:	SUB SP,nn	11101101 10010010 -n(low)n(high)	2	I, X

#### SUBW SUBTRACT (WORD)

SUBW [HL,]src src = R, RX, IM, X

**Operation:**  $HL(15-0) \leftarrow HL(15-0) - src(15-0)$ 

The source operand is subtracted from the HL register and the difference is stored in the HL register. The contents of the source are unaffected. Two's complement subtraction is performed.

**Flags:** S: Set if the result is negative; cleared otherwise

Z: Set if the result is zero; cleared otherwise

H: Set if there is a borrow from bit 12 of the result; cleared otherwise

V: Set if arithmetic overflow occurs, that is, if the operands are of different signs and the result is of the same sign as the source; cleared otherwise

N: Set

C: Set if there is a borrow from the most significant bit of the result; cleared otherwise

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	SUBW [HL,]R	11101101 100101rr	2	
RX:	SUBW [HL,]RX	11y11101 10010111	2	
IM:	SUBW [HL,]nn	11101101 10010110 -n(low)- n(high)-	2	
X:	SUBW [HL,](XY+d)	11y11101 11010110 ——d—	2+r	1

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

Note

### SWAP SWAP UPPER REGISTER WORD WITH LOWER REGISTER WORD

SWAP src src = R, RX

**Operation:**  $src(31-16) \leftrightarrow src(15-0)$ 

The contents of the most significant word of the source are exchanged with the contents of

the least significant word of the source.

Flags: S: Unaffected

Z: UnaffectedH: UnaffectedV: UnaffectedN: UnaffectedC: Unaffected

Addressing Execute Mode Syntax Instruction Format Time

**R:** SWAP R 11101101 00rr1110 2 **RX:** SWAP RX 11y11101 00111110 2

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

TST (BYTE)

TST src src = R, IM, IR

**Operation:** A AND src

A logical AND operation is performed between the corresponding bits of the source operand and the accumulator. The contents of both the accumulator and the source are unaffected; only the flags are modified as a result of this instruction.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if all bits of the result are zero; cleared otherwise

H: Set

P: Set if the parity is even; cleared otherwise

N: Cleared C: Cleared

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	TST R	11101101 00-r-100	2	
IM:	TST n	11101101 01100100 ——n—	2	
IR:	TST (HL)	11101101 00110100	2+r	

Field Encodings: r: per convention

#### TSTIO TEST I/O PORT

TSTIO src src = IM

Operation: (C) AND src

A logical AND operation is performed between the corresponding bits of the source and the contents of the I/O location. The contents of both the I/O location and the source are unaffected; only the flags are modified as a result of this instruction. No external I/O transaction will be generated as a result of this instruction, although the I/O address will appear on the adress bus while the internal read is occurring. The peripheral address in the C register is placed on the low byte of the address bus and zeros are placed on all other address lines.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if all bits of the result are zero; cleared otherwise

H: Set

P: Set if the parity is even; cleared otherwise

N: Cleared C: Cleared

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
	TSTIO n	11101101 01110100 ——n—	3+i	

5-178

### XOR EXCLUSIVE OR (BYTE)

XOR[A,]src src = R, RX, IM, IR, X

**Operation:** A  $\leftarrow$  A XOR src

A logical EXCLUSIVE OR operation is performed between the corresponding bits of the source operand and the accumulator and the result is stored in the accumulator. A 1 bit is stored wherever the corresponding bits in the two operands are different; otherwise a 0 bit is stored. The contents of the source are unaffected.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if all bits of the result are zero; cleared otherwise

H: Cleared

P: Set if the parity is even; cleared otherwise

N: Cleared C: Cleared

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	XOR [A,]R	10101-r-	2	
RX:	XOR [A,]RX	11y11101 1010110w	2	
IM:	XOR [A,]n	11101110 ——n—	2	
IR:	XOR [A,](HL)	10101110	2+r	
X:	XOR[A,](XY+d)	11y11101 10101110 ——d—	4+r	1

Field Encodings: r: per convention

y: 0 for IX, 1 for IY

w: 0 for high byte, 1 for low byte

## XORW EXCLUSIVE OR (WORD)

 $XORW [HL_i]src$   $src = R_i RX_i IM_i X$ 

**Operation:**  $HL(15-0) \leftarrow HL(15-0) \text{ XOR src}(15-0)$ 

A logical EXCLUSIVE OR operation is performed between the corresponding bits of the source operand and the HL register and the result is stored in the HL register. A 1 bit is stored wherever the corresponding bits in the two operands are different; otherwise a 0 bit is stored.

The contents of the source are unaffected.

**Flags:** S: Set if the most significant bit of the result is set; cleared otherwise

Z: Set if all bits of the result are zero; cleared otherwise

H: Cleared

P: Set if the parity is even; cleared otherwise

N: Cleared C: Cleared

Addressing			Execute	
Mode	Syntax	Instruction Format	Time	Note
R:	XORW [HL,]R	11101101 101011rr	2	
RX:	XORW [HL,]RX	11y11101 10101111	2	
IM:	XORW [HL,]nn	11101101 10101110 -n(low) -n(high)-	2	
X:	XORW[HL,](XY+d)	11y11101 11101110 ——d—	4+r	I

Field Encodings: rr: 00 for BC, 01 for DE, 11 for HL

y: 0 for IX, 1 for IY

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com

#### USFR'S MANUAL



# CHAPTER 6 INTERRUPTS AND TRAPS

#### **6.1 INTRODUCTION**

Exceptions are conditions that can alter the normal flow of program execution. The Z380™ CPU supports three kinds of exceptions; interrupts, traps, and resets.

Interrupts are asynchronous events generated by a device external to the CPU; peripheral devices use interrupts to request service from the CPU. Traps are synchronous events generated internally in the CPU by a particular condition that can occur during the attempted execution of an instruction—in particular, when executing undefined instructions. Thus, the difference between Traps and Interrupts is their origin. A Trap condition is always reproducible by re-executing the program that created the Trap, whereas an Interrupt is generally independent of the currently executing task.

A hardware reset overrides all other conditions, including Interrupts and Traps. It occurs when the /RESET line is activated and causes certain CPU control registers to be initialized. Resets are discussed in detail in Chapter 7.

The Z380 MPU's Interrupt and Trap structure provides compatibility with the existing Z80 and Z180 MPU's with the following exception—the undefined opcode Trap occurrence is with respect to the Z380 instruction set, and its response is improved (vs the Z180) to make Trap handling easier. The Z380 MPU also offers additional features to enhance flexibility in system design.

#### 6.2 INTERRUPTS

Of the five external Interrupt inputs provided, one is assigned as a Nonmaskable Interrupt, /NMI. The remaining inputs, /INT3-/INT0, are four asynchronous maskable Interrupt requests.

The Nonmaskable Interrupt; (NMI) is an Interrupt that cannot be disabled (masked) by software. Typically NMI is reserved for high priority external events that need immediate attention, such as an imminent power failure. Maskable Interrupts are Interrupts that can be disabled (masked) through software by cleaning the appropriate bits in the Interrupt Enable Register (IER) and IEF1 bit in the Select Register (SR).

All of these four maskable Interrupt inputs (/INT3-/INT0) are external input signals to the Z380 CPU core. The four Interrupt enable bits in the Interrupt Enable Register determine (IER; Internal I/O address: 17H) which of the requested Interrupts are accepted. Each Interrupt input has a fixed priority, with /INT0 as the highest and /INT3 as the lowest.

The Enable Interrupt (EI) instruction is used to selectively enable the maskable Interrupts (by setting the appropriate bits in the IER register and IEF1 bit in the SR register) and

the Disable Interrupt instruction is used to selectively disable interrupts (by clearing appropriate bits in the IER, and/or clearing IEF1 bit in the SR register). When an Interrupt source has been disabled, the CPU ignores any request from that source. Because maskable Interrupt requests are not retained by the CPU, the request signal on a maskable Interrupt line must be asserted until the CPU acknowledges the request.

When enabling Interrupts with the EI instruction, all maskable Interrupts are automatically disabled (whether previously enabled or not) for the duration of the execution of the EI instruction and the instruction immediately following.

Interrupts are always accepted between instructions. The block move, block search, and block I/O instructions can be interrupted after any iteration.

The Z380 CPU has four selectable modes for handling externally generated Interrupts, using the IM instruction. The first three modes extend the Z80 CPU Interrupt Modes to accommodate the Z380 CPU's additional Interrupt inputs in a compatible fashion. The fourth mode allows more flexibility in interrupt handling.

#### **6.2 INTERRUPTS** (Continued)

In an Interrupt acknowledge transaction, address outputs A31-A4 are driven to logic 1. One output among A3-A0 is driven to logic 0 to indicate the maskable interrupt request being acknowledged. If /INT0 is being acknowledged, A3-A1 are at logic 1 and A0 is at logic 0.

For the maskable Interrupt on /INT0 input, Interrupt Modes 0 through 3 are supported. Modes 0, 1, and 2 have the same schemes as those in the Z80 and Z180 MPU's. Mode 3 is similar to mode 2, except that 16-bit Interrupt vectors are expected from the I/O devices. Note that 8-bit and 16-bit I/O devices can be intermixed in this mode by having external pull-up resistors at the data bus signals D15-D8, for example.

The external maskable Interrupt requests /INT3-/INT1 are always handled in an assigned Interrupt vectors mode regardless of the current Interrupt Mode (IM3-IM0) in effect.

As discussed in the CPU Architecture section, the Z380 MPU can operate in either the Native or Extended mode. In Native mode, pushing and popping of the stack to save and retrieve interrupted PC values in Interrupt handling are done in 16-bit sizes, and the Stack Pointer rolls over at the 64 Kbyte boundary. In Extended mode, the PC pushes and pops are done in 32-bit sizes, and the Stack Pointer rolls over at the 4 Gbyte memory space boundary. The Z380

MPU provides an Interrupt Register Extension, whose contents are always output as the address bus signals A31-A16 when fetching the starting addresses of service routines from memory in Interrupt Modes 2, 3, and the assigned vectors mode. In Native mode, such fetches are automatically done in 16-bit sizes and in Extended mode, in 32-bit sizes. These starting addresses should be evenaligned in memory locations. That is, their least significant bytes should have addresses with A0 = 0.

#### 6.2.1 Interrupt Priority Ranking

The Z380 MPU assigns a fixed priority ranking to handle its Interrupt sources, as shown in Table 6-1.

**Table 6-1. Interrupt Priority Ranking** 

Priority	Interrupt Sources
Highest	Trap (undefined opcode) /NMI /INT0 /INT1 /INT2
Lowest	/INT3

#### **6.2.2 Interrupt Control**

The Z380 MPU's flags and registers associated with Interrupt processing are listed in Table 6-2. As discussed in the Chapter 1, "CPU Architecture," some of these registers

reside in the on-chip I/O address space, and can be accessed only with reserved on-chip I/O instructions.

Table 6-2. Interrupt Flags and Registers

Names	Mnemonics	Access Methods
Interrupt Enable Flags	IEF1,IEF2	EI and DI Instructions
Interrupt Register	1	LD I,A and LD A,I Instructions
Interrupt Register Extension	Iz	LD I,HL and LD HL,I Instructions
		(Accessing both Iz and I)
Interrupt Enable Register	IER	On-chip I/O Instructions, Address 17H
		EI and DI Instruction
Assigned Vectors Base and Trap Register	AVBR	On-Chip I/O Instructions, Address 18H
Trap and Break Register	TRPBK	On-Chip I/O Instructions, Address 19H

6-2 DC-8297-03

#### 6.2.2.1 IEF1, IEF2

IEF1 controls the overall enabling and disabling of all onchip peripheral and external maskable Interrupt requests. If IEF1 is at logic 0, all such Interrupts are disabled. The purpose of IEF2 is to correctly manage the occurrence of /NMI. When /NMI is acknowledged, the state of IEF1 is copied to IEF2 and then IEF1 is cleared to logic 0. At the end of the /NMI interrupt service routine, execution of the Return From Nonmaskable Interrupt instruction, RETN, automatically copies the state of IEF2 back to IEF1. This is a means to restore the Interrupt enable condition existing before the occurrence of /NMI. Table 6-3 summarizes the states of IEF1 and IEF2 resulting from various operations.

Table 6-3. Operation Effects on IEF1 and IEF2

Operation	IEF1	IEF2	Comments
/RESET	0	0	Inhibits all interrupts except Trap and /NMI.
Trap	0	0	Disables interrupt nesting.
/NMI	0	IEF1	IEF1 value copied to IEF2, then IEF1 is cleared.
RETN	IEF2	NC	Returns from /NMI service routine.
/INT3-/INT0	0	0	Disables interrupt nesting.
RETI	NC	NC	Returns from Interrupt service routine, Z80 I/O device.
RET	NC	NC	Returns from service routine, or returns from Interrupt service routine for a non-Z80 I/O device.
EI	1	1	
DI	0	0	
LD A,I or LD R,I	NC	NC	IEF2 value is copied to P/V Flag.
LD HL,I or LD HL,R	NC	NC	

(NC = No Change)

#### 6.2.2.2 I, I Extend

The 8-bit Interrupt Register and the 16-bit Interrupt Register Extension are cleared during reset.

#### 6.2.2.3 Interrupt Enable Register

D7-D4 Reserved Read as 0, should write to as 0. D3-D0 IE3-IE0 (Interrupt Request Enable Flags)

These flags individually indicate if /INT3, /INT2, /INT1, or /INT0 is enabled. Note that these flags are conditioned with the Enable and Disable Interrupt instructions (with arguments) (See Figure 6.1).




Figure 6-1. Interrupt Enable Register

#### 6.2.2.4 Assigned Vectors Base Register

D7-D1 AB15-AB9 (Assigned Vectors Base). The Interrupt Register Extension, Iz, together with AB15-AB9, define the base address of the assigned Interrupt vectors table in memory space (See Figure 6-2).

D0 Reserved. Read as 0, should write to as 0.




Figure 6-2. Assigned Vectors Base Register

DC-8297-03 6-3

Z380™ User's Manual

#### 6.2.2.5 Trap and Break Register

D7-D2 Reserved. Some of these bits are reserved for development support functions. Read as 0, should write to as 0.

D1 TF (Trap on Instruction Fetch). TF goes active to logic 1 when an undefined opcode fetched in the instruction stream is detected. TF can be reset under program control by writing it with a logic 0. However, it cannot be written with a logic 1.

D0 TV (Trap on Interrupt Vector). TV goes active to logic 1 when an undefined opcode is returned as a vector in an Interrupt acknowledge transaction in mode 0. TV can be reset under program control by writing it with a logic 0. However, it cannot be written with a logic 1 (See Figure 6-3).




Figure 6-3. Trap and Break Register

#### **6.3 TRAP INTERRUPT**

The Z380 MPU generates a Trap when an undefined opcode is encountered. The Trap is enabled immediately after reset, and it is not maskable. This feature can be used to increase software reliability or to implement "extended" instructions. An undefined opcode can be fetched from the instruction stream, or it can be returned as a vector in an Interrupt acknowledge transaction in Interrupt Mode 0. When a Trap occurs, the Z380 MPU operates as follows.

- The TF or TV bit in the Assigned Vectors Base and Trap Register goes active, to indicate the source of the undefined opcode.
- If the undefined opcode was fetched from the instruction stream, the starting address of the Trap causing the instruction is pushed onto the stack. (Note that the starting address of decoder directive(s) preceding an instruction encoding is considered the starting address of the instruction.)

If the undefined opcode was a returned Interrupt vector, the interrupted PC value is pushed onto the stack.

- 3. The states of IEF1 and IEF2 are cleared.
- 4. The Z380 MPU commences to fetch and execute instructions from address 00000000H.

Note that instruction execution resumes at address 0, similar to the occurrence of a reset. Testing the TF and TV bits in the Assigned Vectors Base and Trap Register will distinguish the two events. Even if Trap handling is not in place, repeated restarts from address 0 is an indicator of possible illegal instructions at system debugging.

6-4 DC-8297-03

#### **6.4 NONMASKABLE INTERRUPT**

The Nonmaskable Interrupt Input /NMI is edge sensitive, with the Z380 MPU internally latching the occurrence of its falling edge. When the latched version of /NMI is recognized, the following operations are performed.

 The Interrupted PC (Program Counter) value is pushed onto the stack. The size of the PC value pushed onto the stack depends on Native (one word) or Extended mode (two words) in effect.

- 2. The state of IEF1 is copied to IEF2, then IEF1 is cleared.
- The Z380 MPU commences to fetch and execute instructions from address 00000066H.

#### 6.5 INTERRUPT RESPONSE FOR MASKABLE INTERRUPT ON /INTO

The transactions caused by the Maskable Interrupt on /INTO are different depends on the Interrupt Mode in effect at the time when the interrupt has been accepted, as described below.

### 6.5.1 Interrupt Mode 0 Response for Maskable Interrupt /INT0

This mode is similar to the 8080 CPU Interrupt response mode. During the Interrupt acknowledge transaction, the external I/O device being acknowledged is expected to output a vector onto the upper portion of the data bus, D15-D8. The Z380 MPU interprets the vector as an instruction opcode. IEF1 and IEF2 are reset to logic 0, disabling all further maskable interrupt requests. Note that unlike the other interrupt responses, the PC is not automatically pushed onto the stack. Typically, a Restart instruction (RST) is used, since the Restart opcode is only one byte long, meaning that the interrupting peripheral needs to supply only one byte of information. For this case, it pushes the interrupted PC (Program Counter) value onto the stack and resumes execution at a fixed memory location. Alternatively, a 3-byte call to any location can be executed.

Note that a Trap occurs if an undefined opcode is supplied by the I/O device as a vector.

## 6.5.2 Interrupt Mode 1 Response for Maskable Interrupt /INT0

In Interrupt Mode 1, the Z380 CPU automatically executes a Restart to a fixed location (00000038H) when an interrupt occurs. An Interrupt acknowledge transaction is generated, during which the data bus contents are ignored by the Z380 MPU. The interrupted PC value is pushed onto the stack. The size of the PC value pushed onto the stack is depends on Native (one word) or Extended mode (two words) in effect. The IEF1 and IEF2 are reset to logic 0 so as to disable further maskable interrupt requests. Instruction fetching and execution restarts at memory location 00000038H.

### 6.5.3 Interrupt Mode 2 Response for Maskable Interrupt /INT0

Interrupt Mode 2 is a vectored Interrupt response mode, wherein the interrupting device identifies the starting location of service routine using an 8-bit vector read by the CPU during the Interrupt acknowledge cycle.

During the Interrupt acknowledge transaction, the external I/O device being acknowledged is expected to output a vector onto the upper portion of the data bus, D15-D8. The interrupted PC value is pushed onto the stack and IEF1 and IEF2 are reset to logic 0 so as to disable further maskable interrupt requests. The size of the PC value pushed onto the stack is depends on Native (one word) or Extended mode (two words) in effect. The Z380 MPU then reads an entry from a table residing in memory and loads it into the PC to resume execution. The address of the table entry is composed of the I Extend (Iz) contents as A31-A16, the I Register contents as A15-A8 and the vector supplied by the I/O device as A7-A0. Note that the table entry is effectively the starting address of the interrupt service routine designed for the I/O device being acknowledged, and the table composing of starting addresses for all the Interrupt Mode 2 service routines can be referred to as the Interrupt Mode 2 vector table. Each table entry should be word-sized if the Z380 MPU is in the Native mode and Long Word-sized if in the Extended mode, in either case evenaligned (least significant byte with address A0 = 0), meaning 128 different vectors can be used in the Native mode, and 64 different vectors can be used in Extended mode.

# 6.5.4 Interrupt Mode 3 Response for Maskable Interrupt /INT0

Interrupt Mode 3 is similar to mode 2 except that a 16-bit vector is expected to be placed on the data bus D15-D0 by the I/O device during the Interrupt acknowledge transaction. The interrupted PC is pushed onto the stack. The size of the PC value pushed onto the stack depends on the

DC-8297-03 6-5

# **6.5.4 Interrupt Mode 3 Response for Maskable Interrupt /INTO** (Continued)

Native (one word) or Extended mode (two words) in effect. IEF1 and IEF2 are reset to logic 0 so as to disable further maskable Interrupt requests. The starting address of the service routine is fetched and loaded into the PC to resume execution, from memory location with an address composed of the I Extend contents as A31-A16 and the vector supplied by the I/O device as A15-A0. Again the starting

address of the service routine is word-sized if the Z380 MPU is in Native mode and Long Word-sized if in the Extended mode, in either case even-aligned, meaning 32768 different vectors can be used in the Native mode, and 16384 different vectors can be used in the Extended mode.

#### 6.6 ASSIGNED INTERRUPT VECTORS MODE FOR MASKABLE INTERRUPTS /INT3-/INT1

Regardless of the Interrupt Mode in effect, interrupts on /INT3-/INT1 is always handled by the Assigned Interrupt Mode. This mode is similar to the interrupt handling on the Z180's /INT1 or /INT2 line. When the Z380 MPU recognizes one of the external maskable Interrupts /INT3-/INT1, it generates an Interrupt acknowledge transaction which is different than that for /INTO. The Interrupt acknowledge transaction for /INT3-/INT1 has the I/O bus signal /INTACK active, with /M1 /IORQ, /IORD, and /IOWR inactive. The interrupted PC value is pushed onto the stack. The size of the PC value pushed onto the stack is depends on the Native (one word) or Extended mode (two words) in effect. IEF1 and IEF2 are reset to logic 0, disabling further maskable Interrupt requests. The starting address of an Interrupt service routine is fetched from a table entry and loaded into the PC to resume execution. The address of the table entry is composed of the I Extend contents as A31-A16, the AB bits of the Assigned Vectors Base Register as A15-A9, and an assigned interrupt vector specific to the request being recognized as A8-A0. The assigned vectors are defined in Table 6-4. If the Z380 CPU is in Extended mode, all four bytes of the data stored in the Assigned vector location will be used as a new PC value. If the Z380 CPU is in Native mode, only two bytes of data from the LS Byte will be used as a new PC value.

Table 6-4. Assigned Interrupt Vectors

Interrupt Source	Assigned Interrupt Vector
/INT1	00H
/INT2 /INT3	04H 08H

#### 6.7 RETI INSTRUCTION

The Z80 family I/O devices are designed to monitor the Return from Interrupt opcodes in the instruction stream (RETI — EDH, 4DH), signifying the end of the current Interrupt service routine. When detected, the daisy chain within and among the device(s) resolves and the appropri-

ate Interrupt-under-service condition clears. The Z380 MPU "reproduces" the opcode fetch transactions on the I/O bus when the RETI instruction is executed. Note that the Z380 MPU outputs the RETI opcodes onto both portions of the data bus (D15-D8 and D7-D0) in the transactions.

6-6 DC-8297-03

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com

DC-8297-03 6-7

#### USER'S MANUAL



# **CHAPTER 7**

## **RESET**

#### 7.1 INTRODUCTION

The Z380 CPU is placed in a dormant state when the /RESET input is asserted. All its operations are terminated, including any interrupt, bus request, or bus transaction that may be in progress. On the Z380 MPU, the IOCLK goes Low on the next BUSCLK rising edge and enters into the BUSCLK divided-by-eight mode. The address and data buses are tri-stated, and the bus control signals are driven to their inactive states. The effect of /RESET on the Z380 CPU and related internal I/O registers is depicted in Table 7-1.

The /RESET input may be asynchronous to BUSCLK, though it is sampled internally at BUSCLK's falling edges. For proper initialization of the Z380 CPU,  $V_{\rm DD}$  must be within operating specifications and the CLK input must be stable for more than five cycles with /RESET held Low.

The Z380 CPU proceeds to fetch the first instruction 3.5 BUSCLK cycles after /RESET is deasserted, provided such deassertion meets the proper setup and hold times

with reference to the falling edge of BUSCLK. On the Z380 MPU implementation, with the proper setup and hold times being met, IOCLK's first rising edge is 11.5 BUSCLK cycles after the /RESET deassertion, preceded by a minimum of four BUSCLK cycles when IOCLK is at Low.

Note that if /BREQ is active when /RESET is deasserted, the Z380 MPU would relinquish the bus instead of fetching its first instruction. IOCLK synchronization would still take place as described before.

Requirements to reset the device, and the initial state after reset might be different depending on the particular implementation of the Z380 CPU on the individual Superintegration version of the device. For /RESET effects and requirements, refer to the individual product specification.

ALUU GOLLA O III AIVA

Table 7-1. Effect of a Reset on Z380 CPU and Related I/O Registers

Register	Reset Value	Comments
Program Counter	00000000	PCz, PC
Stack Pointer	00000000	SPz, SP
ī R	000000 00	Iz, I
Select Register	0000000	Register Bank 0 Selected: AF, Main Bank, IX, IY Native Mode Maskable Interrupts Disabled, in Mode 0 Bus Request Lock-Off
A and F Registers		Register Banks 3-0: A, F, A', F' Unaffected
Register Extensions	0000	Register Bank 0: BCz, DEz, HLz, IYz, BCz', DEz', HLz', IYz' (All "non-extended" portions unaffected.) Register Bank 3-1 Unaffected.
I/O Bus Control Register 0	00	IOCLK = BUSCLK/8
Interrupt Enable Register	01	/INT0 Enabled
Assigned Vector Base Register	00	
Trap and Break Register	00	

LILUU UULUU Uuluuu

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com

#### USFR'S MANUAL



# **APPENDIX A**

## Z380™ CPU Instruction Formats

Four formats are used to generate the machine language bit encoding for the Z380 CPU instructions. Also, the Z380 CPU has eight Decoder Directives which work as a special escape sequence to the certain instructions, to expand its capability as explained in Chapter 3.

The bit encoding of the Z380 CPU instructions are partitioned into bytes. Every instructions encoding contains one byte dedicated to specifying the type of operation to be performed; this byte is referred to as the instruction's operation code, or opcode. Besides specifying a particular operation, opcode typically include bit encoding specifying the operand addressing mode for the instruction and identifying any general purpose registers used by the instruction. Along with the opcode, instruction encoding may include bytes that contain an address, displacement, and/or immediate value used by the instruction, and special bytes called "escape codes" that determine the meaning of the opcode itself.

By themselves, one byte opcode would allow the encoding of only 256 unique instructions. Therefore, special "escape codes" that precede the opcode in the instruction encoding are used to expand the number of possible instructions. There are two types of escape codes; addressing mode and opcode. Escape codes for the Z80 original instructions are one bytes in length, and the escape codes used to expand the Z380 instructions are one or two bytes in length.

These instruction formats are differentiated by the opcode escape value used. Format 1 is for instructions without an opcode escape byte(s), Format 2 is for instructions with an opcode escape byte. Format 3 is for instructions whose opcode escape byte has the value OCBH, and Format 4 is for instructions whose escape bytes are OED, followed by OCBH.

For the opcode escape byte, the Z380 CPU uses 0DDH and 0FDH as well, which on the Z80 CPU, these are used only as an address escape byte.

In Format 2 and 4, the opcode escape byte immediately precedes the opcode byte itself.

In Format 3, a 1-byte displacement may be between the opcode escape byte and opcode itself. Opcode escape bytes are used to distinguish between two different instructions with the same opcode bytes, thereby allowing more than 256 unique instructions. For example, the 01H opcode, when alone, specifies a form of a Load Register Word instruction; when proceeded by 0CBH escape code, the opcode 01H specifies a Rotate Left Circular instruction.

Format 3 instructions with DDIR Immediate data Decoder Directives, 1 to 3 bytes of displacement is between the opcode escape byte and opcode itself.

Format 4 instructions are proceeded by 0EDH, 0CBH, and a opcode. Optionally, with immediate word field follows.

Addressing mode escape codes are used to determine the type of encoding for the addressing mode field within an instruction's opcode, and can be used in instructions with and without opcode escape value. An addressing mode escape byte can have the value of ODDH or OFDH. The addressing mode escape byte, if present, is always the first byte of the instruction's machine code, and is immediately followed by either the opcode (Format 1), or the opcode escape byte (Format 2 and 3). For example, the 46H opcode, when alone, specifies a Load B register from memory location pointed by (HL) register; when proceeded by the ODDH escape byte, the opcode 46H specifies a Load B register from the memory location pointed by (IX+d).

ELCO SULL O IN LIVE

The four instruction formats are shown in Tables A-1 through A-4. Within each format, several different configurations are possible, depending on whether the instruction involves addressing mode escape bytes, addresses, displacements, or immediate data. In Table A-1 through A-4,

the symbol "A.esc" is used to indicate the presence of an addressing mode escape byte, "O.esc" is used to indicate the presence of an opcode escape byte, "disp." is an abbreviation for displacement and "addr." is an abbreviation for address.

Table A-1. Format 1 Instructions Encodings

	Instruction	on Format	Assembly	Hexadecimal
A.esc A.esc	Opcode Opcode Opcode Opcode Opcode Opcode	2-byte Address 1-byte Displacement Immediate 2-byte Address 1-byte Displacement	LD A,C LD A,(addr) DJNZ addr LD E,n LD IX,(addr) LD A, (IX+d)	79 3A addr (L) addr (H) 10 disp 1E n DD 2A addr (L) addr (H) DD 7E disp
A.esc A.esc	Opcode Opcode	Immediate 1-byte Displacement Immediate	LD IX,nn LD (IY+d),n	DD 21 n(L) n(H) FD 36 d n

Note: "A.esc" is an addressing mode escape byte, and either 0DDH or 0FDH.

**Table A-2. Format 2 Instructions Encodings** 

	Instruction	on Format	Assembly	Hexadecimal			
	Opcode		LD A,C	79			
O.esc	Opcode	Immediate (1 byte)	TST n	ED 64 n			
O.esc	Opcode	Immediate (2 bytes)	LD (BC),nn	ED 06 n(L) n(H)			
O.esc	Opcode	Address (2 bytes)	LD BC,(addr)	ED 4B addr (L) addr (H)			
O.esc	Opcode	Displacement (1 byte)	CALR e	ED CD e			
O.esc	Opcode	Displacement (2 bytes)	JR ee	DD 18 d(L) d(H)			
O.esc	Opcode	Displacement (3 bytes)	JR eee	FD 18 d(L) d(M) d(H)			

Note: "O.esc" is an opcode escape byte, and either ODDH, 0EDH or 0FDH.

Table A-3. Format 3 Instruction Encoding

•	СВ	Opcode	RLC (HL)	CB 06
A.esc	СВ	1 Byte Displacement Opcode	RLC (IX+d)	DD CB d 06

Note: "A.esc" is an addressing mode escape byte, and either 0DDH or 0FDH.

Table A-4. Format 4 Instruction Encoding

ED	СВ	Opcode	RRCW BC	ED CB 08
ED	СВ	Opcode Immediate	MULTW nn	ED CB 97 n(L) n(H)

ELUO

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com

### USER'S MANUAL



# **APPENDIX B**

Z380<sup>™</sup> Instructions in Alphabetic Order

This Appendix contains a quick reference guide for programming. It has the Z380 instructions sorted alphabetically.

The column "Mode" indicates whether the instruction is affected by DDIR immediate Decoder Directives, Extended mode or Native mode of operation, and Word or Long Word mode of operation; "I" means the instruction can be used

with DDIR IM to expand its immediate constant, "X" means that the operation of the instruction is affected by the XM status bit, and "L" means that the instruction is affected by LW status bit, or can be used with DDIR LW or DDIR W.

The Native/Extended modes, Word/Long Word modes and Decoder Directives are discussed in Chapter 3 in this manual.

EILUU VIIIAIIVAL

Source	Code	Mode	Obje	ct Code		Source	Code	Mode	Obje	ct Code
ADC	A,(HL)		8E			ADD	HL,SP	Х	39	
ADC	A,(IX+12H)	I	DD	8E 12		ADD	IX,BC	Χ	DD	09
ADC	A,(IY+12H)	I	FD	8E 12		ADD	IX,DE	Χ	DD	19
ADC	A,A		8F			ADD	IX,IX	Χ	DD	29
ADC	A,B		88			ADD	IX,SP	Χ	DD	39
ADC	A,C		89			ADD	IY,BC	Χ	FD	09
ADC	A,D		8A			ADD	IY,DE	Χ	FD	19
ADC	A,E		8B			ADD	IY,IY	Χ	FD	29
ADC	A,H		8C			ADD	IY,SP	Χ	FD	39
ADC	A,IXL		DD	8D		ADD	SP,1234H	ΙX	ED	82 34 12
ADC	A,IXU		DD	8C		ADDW	(IX+12H)	I	DD	C6 12
ADC	A,IYL		FD	8D		ADDW	(IY+12H)	I	FD	C6 12
ADC	A,IYU		FD	8C		ADDW	1234H		ED	86 34 12
ADC	A,L		8D			ADDW	BC		ED	84
ADC	HL,BC		ED	4A		ADDW	DE		ED	85
ADC	HL,DE		ED	5 <b>A</b>		ADDW	HL		ED	87
ADC	HL,HL		ED	6A		ADDW	HL,(IX+12H)		DD	C6 12
ADC	HL,SP		ED	7A		ADDW	HL,(IY+12H)	) I	FD	C6 12
ADCW	(IX+12H)	I	DD	CE 12		ADDW	HL,1234H		ED	86 34 12
ADCW	(IY+12H)	I	FD	CE 12		ADDW	HL,BC		ED	84
ADCW	1234H		ED	8E 34	12	ADDW	HL,DE		ED	85
ADCW	BC		ED	8C		ADDW	HL,HL		ED	87
ADCW	DE		ED	8D		ADDW	HL,IX		DD	87
ADCW	HL	_	ED	8F		ADDW	HL,IY		FD	87
ADCW	HL,(IX+12H)		DD	CE 12		ADDW	IX		DD	87
ADCW	HL,(IY+12H)	I	FD	CE 12	4.0	ADDW	IY 		FD	87
ADCW	HL,1234H		ED	8E 34	12	AND	(HL)		A6	1.4
ADCW	HL,BC		ED	8C		AND	(IX+12H)		DD	A6 12
ADCW	HL,DE		ED	8D		AND	(IY+12H)	I	FD	A6 12
ADCW	HL,HL		ED	8F		AND	12H		E6	12
ADCW ADCW	HL,IX		DD FD	8F 8F		AND AND	A A,(HL)		A7 A6	
ADCW	HL,IY IX		DD	or 8F		AND			DD	A6 12
ADCW	IX IY		FD	8F		AND	A,(IX+12H) A,(IY+12H)	l I	FD	A6 12 A6 12
ADCW	A,(HL)		86	OF		AND	A,(11+12H) A,12H	1	E6	12 12
ADD	A,(ITL) A,(IX+12H)	I	DD	86 12		AND	A, 1211 A,A		A7	12
ADD	$A_{1}(IX+12II)$ $A_{2}(IY+12H)$	i I	FD	86 12		AND	A,A A,B		A0	
ADD	A,(11+1211) A,12H	ı	C6	12		AND	A,C		A1	
ADD	A,12H		CE	12		AND	A,D		A2	
ADD	A,A		87	12		AND	A,E		A3	
ADD	A,B		80			AND	A,H		A4	
ADD	A,C		81			AND	A,IXL		DD	<b>A</b> 5
ADD	A,D		82			AND	A,IXU		DD	A4
ADD	A,E		83			AND	A,IYL		FD	A5
ADD	A,H		84			AND	A,IYU		FD	A4
ADD	A,IXL		DD	85		AND	A,L		<b>A</b> 5	
ADD	A,IXU		DD	84		AND	В		A0	
ADD	A,IYL		FD	85		AND	С		A1	
ADD	A,IYU		FD	84		AND	D		A2	
ADD	A,L		85	-		AND	Ē		A3	
ADD	HL,(1234H)	ΙX	ED	C6 34	12	AND	H		A4	
ADD	HL,BC	X	09			AND	IXL		DD	<b>A</b> 5
ADD	HL,DE	Χ	19			AND	IXU		DD	A4
ADD	HL,HL	Χ	29			AND	IYL		FD	<b>A</b> 5
-						_				

LILOU CONTROL CONTROL

Source	Code	Mode	Obje	ct Code		Source	Code	Mode	Object Code			
AND AND	IYU L		FD A5	A4		BIT BIT	3,D 3,E		CB CB	5A 5B		
ANDW	(IX+12H)	I	DD	E6 12		BIT	3,H		СВ	5C		
ANDW	(IY+12H)	I	FD	E6 12	10	BIT	3,L		CB	5D		
ANDW ANDW	1234H BC		ED ED	A6 34 A4	12	BIT BIT	4,(HL) 4,(IX+12H)	ı	CB DD	66 CB 12 66		
ANDW	DE		ED	A4 A5		BIT	4,(IX+12H) 4,(IY+12H)	İ	FD	CB 12 66		
ANDW	HL		ED	A7		BIT	4,A	•	СВ	67		
ANDW	HL,(IX+12H)	I	DD	E6 12		BIT	4,B		СВ	60		
ANDW	HL,(IY+12H)	I	FD	E6 12		BIT	4,C		СВ	61		
ANDW	HL,1234H		ED	A6 34	12	BIT	4,D		СВ	62		
ANDW	HL,BC		ED	A4		BIT	4,E		CB	63		
ANDW ANDW	HL,DE HL,HL		ED ED	A5 A7		BIT BIT	4,H 4,L		CB CB	64 65		
ANDW	HL,IX		DD	A7 A7		BIT	4,L 5,(HL)		СВ	6E		
ANDW	HL,IY		FD	A7		BIT	5,(IX+12H)	I	DD	CB 12 6E		
ANDW	IX		DD	A7		BIT	5,(IY+12H)	I	FD	CB 12 6E		
ANDW	IY		FD	A7		BIT	5, <b>A</b>		СВ	6F		
BIT	0,(HL)		СВ	46		BIT	5,B		СВ	68		
BIT	0,(IX+12H)	l	DD	CB 12 CB 12	46	BIT	5,C		CB	69		
BIT BIT	0,(IY+12H) 0,A	I	FD CB	CB 12 47	46	BIT BIT	5,D 5,E		CB CB	6A 6B		
BIT	0,B		СВ	40		BIT	5,L 5,H		СВ	6C		
BIT	0,C		СВ	41		BIT	5,L		СВ	6D		
BIT	0,D		СВ	42		BIT	6,(HL)		СВ	76		
BIT	0,E		СВ	43		BIT	6,(IX+12H)	I	DD	CB 12 76		
BIT	0,H		CB	44		BIT	6,(IY+12H)	I	FD	CB 12 76		
BIT BIT	0,L 1,(HL)		CB CB	45 4E		BIT BIT	6,A 6,B		CB CB	77 70		
BIT	1,(IIL) 1,(IX+12H)	1	DD	CB 12	4E	BIT	6,C		СВ	70 71		
BIT	1,(IY+12H)	i	FD	CB 12	4E	BIT	6,D		CB	72		
BIT	1,À		СВ	4F		BIT	6,E		СВ	73		
BIT	1,B		СВ	48		BIT	6,H		СВ	74		
BIT	1,C		СВ	49		BIT	6,L		СВ	75 75		
BIT	1,D		CB	4A		BIT	7,(HL)	1	CB	7E		
BIT BIT	1,E 1,H		CB CB	4B 4C		BIT BIT	7,(IX+12H) 7,(IY+12H)	 	DD FD	CB 12 7E CB 12 7E		
BIT	1,L		CB	4D		BIT	7,(11 + 1211) 7,A	•	CB	7F		
BIT	2,(HL)		СВ	56		BIT	7,В		СВ	78		
BIT	2,(IX+12H)	I	DD	CB 12	56	BIT	7,C		СВ	79		
BIT	2,(IY+12H)	I	FD	CB 12	56	BIT	7,D		СВ	7A		
BIT	2,A		CB	57		BIT	7,E		CB	7B		
BIT BIT	2,B 2,C		CB CB	50 51		BIT BIT	7,H 7,L		CB CB	7C 7D		
BIT	2,C 2,D		СВ	52		BTEST	/ , L		ED	CF		
BIT	2,E		СВ	53		CALL	1234H	ΙX	CD	34 12		
BIT	2,H		СВ	54		CALL	C,1234H	ΙX	DC	34 12		
BIT	2,L		СВ	55		CALL	M,1234H	ΙX	FC	34 12		
BIT	3,(HL)		СВ	5E		CALL	NC,1234H	ΙX	D4	34 12		
BIT	3,(IX+12H)	l I	DD	CB 12 CB 12	5E 5E	CALL	NZ,1234H P,1234H	I X I X	C4	34 12		
BIT BIT	3,(IY+12H) 3,A	ı	FD CB	5F	SE	CALL CALL	P, 1234H PE,1234H	I X I X	F4 EC	34 12 34 12		
BIT	3,A 3,B		СВ	58		CALL	V, 1234H	ΙX	EC	34 12		
BIT	3,C		СВ	59		CALL	PO,1234H	iΧ	E4	34 12		

EILUU VIII NIVAE

Source	Code	Мо	de	Obj	ect C	ode	;		Source	Code	Mod	е	Object Code
CALL	NV, 1234H		Χ	E4	34	12			CP	Н			ВС
CALL	Z,1234H	- 1	Χ	CC	34	12			CPW	HL,IX			DD BF
CALR	123456H		Χ	FD	CD	56	34	12	CPW	IX			DD BF
CALR	1234H		Χ	DD	CD	34	12		CP	IXL			DD BD
CALR	12H		Χ	ED	CD	12			CP	IXU			DD BC
CALR	C,123456H		Χ	FD	DC	56	34	12	CP	IYL			FD BD
CALR	C,1234H		Χ	DD	DC	34	12		CP	IYU			FD BC
CALR	C,12H		Χ	ED	DC	12			CP	L			BD
CALR	M,123456H		Χ		FC				CPD			Χ	ED A9
CALR	M,1234H		X		FC	34	12		CPDR			X	ED B9
CALR	M,12H		X		FC	12	0.4	4.0	CPI			X	ED A1
CALR	NC,123456	H	X	FD	D4	56	34	12	CPIR			Χ	ED B1
CALR	NC,1234H		X	DD	D4	34	12		CPL	Α			2F
CALR	NC,12H		X	ED	D4	12	2.4	10	CPL	1.11			2F
CALR	NZ,123456H	7	X X	FD	C4 C4	56 34	34 12	12	CPLW	HL			DD 2F DD 2F
CALR	NZ,1234H		Χ	DD ED	C4	34 12	12		CPLW CPW	(IV . 12U)			DD ZF DD FE 12
CALR CALR	NZ,12H P,123456H		X		F4	56	34	12	CPW	(IX+12H) (IY+12H)	l I		FD FE 12
CALR	P,123456H		X		г4 F4	34	12	12	CPW	(11 + 12 n) 1234H	1		ED BE 34 12
CALR	P,123411 P,12H		X		F4	12	12		CPW	BC			ED BC 34 12
CALR	PE,123456F	4	X	FD	EC	56	34	12	CPW	DE			ED BD
CALR	PE,1234H	•	X		EC	34	12	12	CPW	HL			ED BF
CALR	PE,12H		X	ED	EC	12	12		CPW	HL,(IX+12	н) і		DD FE 12
CALR	PO,123456I	4	X	FD	E4	56	34	12	CPW	HL,(IY+12			FD FE 12
CALR	PO,1234H	•	Χ		E4	34	12		CPW	HL,1234H	., .		ED BE 34 12
CALR	PO,12H		Χ	ED	E4	12			CPW	HL,BC			ED BC
CALR	Z,123456H		Χ	FD	CC	56	34	12	CPW	HL,DE			ED BD
CALR	Z,1234H		Χ	DD	CC	34	12		CPW	HL,HL			ED BF
CALR	Z,12H		Χ	ED	CC	12			CPW	HL,IY			FD BF
CCF				3F					CPW	IY			FD BF
CP	(HL)			BE					DAA				27
CP	(IX+12H)	- 1		DD	BE	12			DDIR	IB			DD C3
CP	(IY+12H)	- 1		FD	BE	12			DDIR	IB,LW			FD C1
CP	12H			FE	12				DDIR	IB,W			DD C1
CP	А			BF					DDIR	IW			FD C3
CP	A,(HL)			BE					DDIR	IW,LW			FD C2
CP	A,(IX+12H)	I		DD		12			DDIR	IW,W			DD C2
CP	A,(IY+12H)	ı			BE	12			DDIR	LW			FD CO
CP	A,12H			FE	12				DDIR	W			DD C0
CP	A,A			BF					DEC	(HL)			35 DD 35 13
CP	A,B			B8					DEC	(IX+12H)	l I		DD 35 12 FD 35 12
CP CP	A,C			B9 BA					DEC DEC	(IY+12H)	ļ		FD 35 12 3D
CP	A,D A,E			BB					DEC	A B			05
CP	A,E A,H			BC					DEC	ВC		Χ	05 0B
CP	A,IXL			DD	ΒD				DEC	С		^	0D
CP	A,IXU			DD					DEC	D			15
CP	A,IYL			FD	BD				DEC	DE		Χ	1B
CP	A,IYU			FD	BC				DEC	E		•	1D
CP	A,L			BD	_ ~				DEC	H			25
CP	В			B8					DEC	HL		Χ	2B
CP	C			B9					DEC	IX		Χ	DD 2B
CP	D			ВА					DEC	IXL			DD 2D
CP	E			ВВ					DEC	IXU			DD 25
									<del></del>				

Source Code	Mode	Object Code	Source Code	Mode	Object Code
DEC IY DEC IYL	Х	FD 2B FD 2D	EX BC,BC' EX BC,DE	L L	ED CB 30 ED 05
DEC IYU		FD 25	EX BC,HL	L	ED 0D
DEC L		2D	EX BC,IX	L	ED 03
DEC SP	Χ	3B	EX BC,IY	_ L	ED 0B
DECW BC	Χ	0B	EX C,C'		CB 31
DECW DE	Χ	1B	EX D,D'		CB 32
DECW HL	Χ	2B	EX DE,DE'	L	ED CB 31
DECW IX	Χ	DD 2B	EX DE,HL	L	EB
DECW IY	Χ	FD 2B	EX DE,IX	L	ED 13
DECW SP	Χ	3B	EX DE,IY	L	ED 1B
DI 1FH		DD F3 1F	$EX \qquad E,E'$		CB 33
DI		F3	EX H,H'		CB 34
DIVUW (IX+12H)	1	DD CB 12 BA	EX HL,HL'	L	ED CB 33
DIVUW (IY+12H)	I	FD CB 12 BA	EX HL,IX	L	ED 33
DIVUW 1234H		ED CB BF	EX HL,IY	L	ED 3B
DIVUW BC		ED CB B8	EX IX,IX'		ED CB 34
DIVUW DE		ED CB B9	EX IX,IY	L	ED 2B
DIVUW HL		ED CB BB	EX IY,IY'	L	ED CB 35
DIVUW HL,(IX+12H)		DD CB 12 BA	EX L,L'		CB 35
DIVUW HL,(IY+12H)	I	FD CB 12 BA	EXALL		ED D9
DIVUW HL,1234H		ED CB BF	EXTS A	L	ED 65
DIVUW HL,BC		ED CB B8	EXTS	L	ED 65
DIVUW HL,DE		ED CB B9	EXTSW HL		ED 75
DIVUW HL,HL		ED CB BB	EXTSW		ED 75
DIVUW HL,IX DIVUW HL,IY		ED CB BC ED CB BD	EXX EXXX		D9 DD D9
DIVUW IX		ED CB BD ED CB BC	EXXY		FD D9
DIVUW IY		ED CB BD	HALT		76
DJNZ 123456H	Χ	FD 10 56 34 12	IM 0		ED 46
DJNZ 12345011	X	DD 10 34 12	IM 1		ED 56
DJNZ 12H	X	10 12	IM 2		ED 5E
EI 1FH	Λ,	DD FB 1F	IM 3		ED 4E
El		FB	IN A,(12H)		DB 12
escape		СВ	IN A,(C)		ED 78
escape		DD	IN B,(C)		ED 40
escape		ED	IN C,(C)		ED 48
escape		FD	IN D,(C)		ED 50
escape		ED CB	$IN E_{i}(C)$		ED 58
escape		DD CB	IN H,(C)		ED 60
escape		FD CB	IN L,(C)		ED 68
EX (SP),HL	L	E3	INO (12H)		ED 30 12
EX (SP),IX	L	DD E3	INO A,(12H)		ED 38 12
EX (SP),IY	L	FD E3	INO B,(12H)		ED 00 12
EX A,(HL)		ED 37	IN0 C,(12H)		ED 08 12
EX A,A		ED 3F	INO D,(12H)		ED 10 12
EX A,A'		CB 37	INO E,(12H)		ED 18 12
EX A,B		ED 07	INO H,(12H)		ED 20 12
EX A,C		ED OF	INO L,(12H)		ED 28 12
EX A,D		ED 17	INA A,(1234H)	1	ED DB 34 12
EX A,E		ED 1F	INAW HL,(1234H)	I	FD DB 34 12
EX A,H		ED 27	INC (HL)		34
EX A,L		ED 2F	INC (IX+12H)	I	DD 34 12
EX AF,AF'	0.0	08	INC (IY+12H)	I	FD 34 12
EX B,B'	СВ	30	INC A		3C

EILUU VIII NIVAE

Source Code		Mode	Object Cod	e	Sou	Source Code			Object Code			
INC	В		04		JR	C,12H	Х		38 12			
INC	BC	Χ	03		JR	NC,123456H	Χ		FD 30	56	34	12
INC	C		0C		JR	NC,1234H	X		DD 30	34	12	
INC	D		14		JR	NC,12H	X		30 12	_,		4.0
INC	DE	Χ	13		JR	NZ,123456H	X		FD 20	56	34	12
INC	E		1C		JR	NZ,1234H	X		DD 20	34	12	
INC	H	V	24		JR	NZ,12H	X		20 12 20 12			
INC INC	HL IX	X X	23 DD 23		JR JR	NZ,12H Z,123456H	X X		20 12 FD 28	56	34	12
INC	IXL	^	DD 23 DD 2C		JR	Z,123450H Z,1234H	X		DD 28	34	12	12
INC	IXU		DD 24		JR	Z,123411 Z,12H	X		28 12	34	12	
INC	IY	Χ	FD 23		LD	(1234H),A	1		32 34	12		
INC	IYL	Λ	FD 2C		LD	(1234H),BC	i	L	ED 43	34	12	
INC	IYU		FD 24		LD	(1234H),DE		L	ED 53	34	12	
INC	110	L			LD	(1234H),HL		L	22 34	12	12	
INC	SP	Χ	33		LD	(1234H),HL		L	ED 63	34	12	
INCW		X	03		LD	(1234H),IX		L	DD 22	34	12	
INCW		Χ	13		LD	(1234H),IY		L	FD 22	34	12	
INCW		Χ	23		LD	(1234H),SP		L	ED 73	34	12	
INCW	IX	Χ	DD 23		LD	(BC),A			02			
INCW	IY	Χ	FD 23		LD	(BC),BC		L	FD 0C			
INCW	SP	Χ	33		LD	(BC),DE		L	FD 1C			
IND			ED AA		LD	(BC),HL		L	FD 3C			
INDR			ED BA		LD	(BC),IX		L	DD 01			
INDR\	V		ED FA		LD	(BC),IY		L	FD 01			
INDW			ED EA		LD	(DE),A			12			
INI			ED A2		LD	(DE),BC		L	FD 0D			
INIR			ED B2		LD	(DE),DE		L	FD 1D			
INIRW	1		ED F2		LD	(DE),HL		L	FD 3D			
INIW	DO (O)		ED E2		LD	(DE),IX		L	DD 11			
INW	BC,(C)		DD 40		LD	(DE),IY		L	FD 11			
INW INW	DE,(C)		DD 50 DD 78		LD LD	(HL),12H			36 12 77			
JP	HL,(C) (HL)	Χ	E9		LD	(HL),A (HL),B			7 <i>7</i> 70			
JP	(IX)	X	DD E9		LD	(HL),BC		L	FD 0F			
JP	(IX) (IY)	X	FD E9		LD	(HL),C		_	71			
JP	1234H	ΙX	C3 34 12		LD	(HL),D			72			
JP	C,1234H	iΧ	DA 34 12		LD	(HL),DE		L	FD 1F			
JP	M,1234H	ΙX	FA 34 12		LD	(HL),E		_	73			
JP	NC,1234H	ΙX	D2 34 12		LD	(HL),H			74			
JP	NZ,1234H	ΙX	C2 34 12		LD	(HL),HL		L	FD 3F			
JP	NS,1234H	I X	F2 34 12		LD	(HL),IX		L	DD 31			
JP	NV,1234H	I X	E2 34 12		LD	(HL),IY		L	FD 31			
JP	P,1234H	I X	F2 34 12		LD	(HL),L			75			
JP	PE,1234H	I X	EA 34 12		LD	(IX+12H),34H	I		DD 36	12	34	
JP	PO,1234H	I X	E2 34 12		LD	(IX+12H),A	1		DD 77	12		
JP	S,1234H	I X	FA 34 12		LD	(IX+12H),B	I		DD 70	12		
JP	V,1234H	ΙX	E2 34 12		LD	(IX+12H),BC	I	L	DD CB	12	0B	
JP	Z,1234H	ΙX	CA 34 12		LD	(IX+12H),C	I		DD 71	12		
JR	123456H	Х	FD 18 56		LD	(IX+12H),D	1		DD 72	12		
JR	1234H	Х	DD 18 34	12	LD	(IX+12H),E	1		DD 73	12		
JR	12H	Х	18 12	0.4 . 4.5	LD	(IX+12H),DE	l	L	DD CB	12	1B	
JR	C,123456H	X	FD 38 56		LD	(IX+12H),H	1		DD 74	12	0 F	
JR ——	C,1234H	Х	DD 38 34	12	_ LD	(IX+12H),HL	l	L	DD CB	12	3B	

ELECT C. IT THE CO.

Sou	rce Code	Mode	Object Code	Source Code	Mode	Object Code
LD LD LD	(IX+12H),IY (IX+12H),L (IY+12H),34H	I L I	DD CB 12 2B DD 75 12 FD 36 34 12	LD BC,(1234H) LD BC,(BC) LD BC,(DE)	I L L L	ED 4B 34 12 DD 0C DD 0D
LD L	(IY+12H),A (IY+12H),B (IY+12H),BC (IY+12H),C (IY+12H),D (IY+12H),DE (IY+12H),E (IY+12H),H (IY+12H),H		FD 77 12 FD 70 12 FD CB 12 0B FD 71 12 FD 72 12 FD CB 12 1B FD 73 12 FD 74 12 FD CB 12 3B	LD BC,(HL) LD BC,(IX+12H) LD BC,(IY+12H) LD BC,(SP+12H) LD BC,1234H LD BC,BC LD BC,DE LD BC,HL LD BC,IX		DD 0F DD CB 12 03 FD CB 12 03 DD CB 12 01 01 34 12 ED 02 DD 02 FD 02 DD 08
LD L	(IY+12H),IX (IY+12H),L (SP+12H),BC (SP+12H),DE (SP+12H),IX (SP+12H),IX (SP+12H),IY A,(1234H) A,(BC) A,(DE) A,(HL) A,(IX+12H) A,(IX+12H) A,(IY+12H) A,A,A A,B		FD CB 12 2B FD 75 12 DD CB 12 09 DD CB 12 19 DD CB 12 39 DD CB 12 29 FD CB 12 29 3A 34 12 0A 1A 7E DD 7E 12 FD 7E 12 3E 12 7F 78	LD BC,IY LD C,(HL) LD C,(IX+12H) LD C,(IY+12H) LD C,12H LD C,A LD C,B LD C,C LD C,D LD C,E LD C,H LD C,IXL LD C,IYL LD C,IYU LD C,IYU LD C,L	L I	FD 0B 4E DD 4E 12 FD 4E 12 0E 12 4F 48 49 4A 4B 4C DD 4D DD 4C FD 4D FD 4C 4D
LD L	A,C A,D A,E A,H A,I A,IXL A,IXU A,IYL A,IYU A,L A,R B,(HL) B,(IX+12H) B,(IX+12H) B,12H	I I	79 7A 7B 7C ED 57 DD 7D DD 7C FD 7D FD 7C 7D ED 5F 46 DD 46 12 FD 46 12 06 12	LD D,(HL) LD D,(IX+12H) LD D,(IY+12H) LD D,12H LD D,A LD D,B LD D,C LD D,D LD D,E LD D,H LD D,IXL LD D,IXU LD D,IYU LD D,L		56 DD 56 12 FD 56 12 16 12 57 50 51 52 53 54 DD 55 DD 54 FD 55 FD 54 55
LD L	B,A B,B B,C B,D B,E B,H B,IXL B,IXL B,IYU B,IYU B,IYU		47 40 41 42 43 44 DD 45 DD 44 FD 45 FD 44	LD DE,(1234H) LD DE,(BC) LD DE,(DE) LD DE,(HL) LD DE,(IX+12H) LD DE,(IY+12H) LD DE,(SP+12H) LD DE,1234H LD DE,BC LD DE,HL		ED 5B 34 12 DD 1C DD 1D DD 1F DD CB 12 13 FD CB 12 13 DD CB 12 11 11 34 12 ED 12 DD 12 FD 12

UDEN O HIGHWAL

Sou	rce Code	Mod	е	Object C	ode	Sou	rce Code	Mode	Object Cod	le
LD L	DE,IX DE,IY E,(HL) E,(IX+12H) E,(IY+12H) E,12H E,A E,B E,C E,D E,E E,L E,IXL E,IYU E,IYL	l l	L L	DD 1B FD 1B 5E DD 5E FD 5E 1E 12 5F 58 59 5A 5B 5C 5D DD 5D FD 5C DD 5D	12 12	LD L	IX,HL IX,IY IXL,12H IXL,A IXL,B IXL,C IXL,D IXL,E IXL,IXL IXL,IXL IXL,IXU IXU,12H IXU,A IXU,B IXU,C IXU,D IXU,E	L L	DD 37 DD 27 DD 2E 12 DD 6F DD 68 DD 69 DD 6A DD 6B DD 6C DD 6C DD 6C DD 67 DD 67 DD 60 DD 61 DD 62 DD 62	2
	E,IYU H,(HL) H,(IX+12H) H,(IY+12H) H,12H H,A H,B H,C H,D H,E H,H H,L HL,(1234H) HL,(1234H) HL,(1234H) HL,(IX+12H)			FD 5D 66 DD 66 FD 66 26 12 67 60 61 62 63 64 65 2A 34 ED 6B DD 3C DD 3D DD 3F DD CB FD CB	12 3	LD L	IXU,IXL IXU,IXU IY,(1234H) IY,(BC) IY,(DE) IY,(HL) IY,(IX+12H) IY,(SP+12H) IY,1234H IY,BC IY,DE IY,HL IY,IX IYL,12H IYL,A IYL,B IYL,C IYL,D IYL,E IYL,IYL IYL,IYL IYU,12H IYU,A IYU,A IYU,B IYU,C		DD 65 DD 64 FD 2A 34 FD 03 FD 13 FD 33 DD CB 12 FD CB 12 FD 07 FD 17 FD 37 FD 27 FD 27 FD 27 FD 66 FD 68 FD 69 FD 6A FD 6B FD 6C FD 6C FD 60 FD 60 FD 60 FD 60 FD 60 FD 60 FD 61	2 23 2 21 4 12
LD L	HL,I HL,IX HL,IY I,A I,HL IX,(1234H) IX,(BC) IX,(DE) IX,(HL) IX,(IY+12H) IX,(SP+12H) IX,1234H IX,BC IX,DE	 		DD 3B FD 3B ED 47 DD 47 DD 2A DD 03 DD 13 DD 33 FD CB	34 1 12 2 12 2 34 1	LD LD LD 23 LD 21 LD	IYU,C IYU,D IYU,E IYU,IYL IYU,IYU L,(HL) L,(IX+12H) L,(IY+12H) L,12H L,A L,B L,C L,D L,E	 	FD 61 FD 62 FD 63 FD 65 FD 64 6E DD 6E 12 FD 6E 12 6F 68 69 6A 6B	

MECOU TOTAL 
Source Co	ode M	lode	Object Code		Source C	ode	Mode	Object (	Code		
LD	L,H		6C		MULTW	(IX+12H)	I	DD CB	12	92	
LD	L,L		6D		MULTW	(IY+12H)	1	FD CB	12	92	
LD	R,A		ED 4F		MULTW	1234H		ED CB	97	34	12
LD	SP,(1234H) I	L	ED 7B 34	12	MULTW	BC		ED CB	90		
LD	SP,1234H I	L	31 34 12		MULTW	DE		ED CB	91		
LD	SP,HL	L	F9		MULTW	HL		ED CB	93		
LD	SP,IX	L	DD F9		MULTW	HL,(IX+12H		DD CB	12	92	
LD	SP,IY	L	FD F9		MULTW	HL,(IY+12H	) I	FD CB	12	92	
LDCTL	A,DSR		ED D0		MULTW	HL,1234H		ED CB	97	34	12
LDCTL	A,XSR		DD D0		MULTW	HL,BC		ED CB	90		
LDCTL	A,YSR		FD D0 ED DA 01		MULTW	HL,DE		ED CB	91 93		
LDCTL LDCTL	DSR,01H DSR,A		ED DA 01		MULTW MULTW	HL,HL HL,IX		ED CB	93 94		
LDCTL	HL,SR	L	ED CO		MULTW	HL,IY		ED CB	94 95		
LDCTL	SR,01H	_	DD CA 01		MULTW	IX		ED CB	94		
LDCTL	SR,A		DD C8		MULTW	IY		ED CB	95		
LDCTL	SR,HL	L	ED C8		NEG	A		ED 44	, 0		
LDCTL	XSR,01H		DD DA 01		NEG			ED 44			
LDCTL	XSR,A		DD D8		NEGW	HL		ED 54			
LDCTL	YSR,01H		FD DA 01		NEGW			ED 54			
LDCTL	YSR,A		FD D8		NOP			00			
LDD			ED A8		OR	(HL)		B6			
LDDR		_	ED B8		OR	(IX+12H)	1	DD B6	12		
LDDRW		L	ED F8		OR	(IY+12H)	I	FD B6	12		
LDDW		L	ED E8		OR	12H		F6 12			
LDI LDIR			ED A0 ED B0		OR OR	A A,(HL)		B7 B6			
LDIRW		L	ED FO		OR	A,(IX+12H)	I	DD B6	12		
LDIW		L	ED E0		OR	$A_{1}(IX+12H)$		FD B6	12		
LDW	(BC),1234H I	L		12	OR	A,12H	•	F6 12	12		
LDW	(DE),1234H I	L	ED 16 34	12	OR	A,A		B7			
LDW	(HL),1234H I	L	ED 36 34	12	OR	A,B		B0			
LDW	ĤL,Í	L	DD 57		OR	A,C		B1			
LDW	I,HL	L	DD 47		OR	A,D		B2			
MLT	BC		ED 4C		OR	A,E		B3			
MLT	DE		ED 5C		OR	A,H		B4			
MLT	HL		ED 6C		OR	A,IXL		DD B5			
MLT	SP		ED 7C		OR	A,IXU		DD B4			
MTEST MULTUW	(IX+12H) I		DD CF DD CB 12	9A	OR OR	A,IYL A,IYU		FD B5 FD B4			
MULTUW	` '		FD CB 12	9A	OR	A,ITO A,L		B5			
MULTUW			ED CB 9F	<i>/</i> //	OR	B		B0			
MULTUW			ED CB 98		OR	C		B1			
MULTUW			ED CB 99		OR	D		B2			
MULTUW			ED CB 9B		OR	E		B3			
MULTUW	HL,(IX+12H) I			9A	OR	Н		B4			
	HL,(IY+12H) I		FD CB 12	9A	OR	IXL		DD B5			
	HL,1234H		ED CB 9F		OR	IXU		DD B4			
MULTUW			ED CB 98		OR	IYL		FD B5			
MULTUW			ED CB 99		OR	IYU		FD B4			
MULTUW			ED CB 9B		OR ORW	L (IV ₁ 12∐)	1	B5	10		
MULTUW MULTUW			ED CB 9C ED CB 9D		ORW ORW	(IX+12H) (IY+12H)	I I	DD F6 FD F6	12 12		
MULTUW			ED CB 9D		ORW	(11 + 12H) 1234H	1	ED B6		12	
MULTUW			ED CB 9D		ORW	BC		ED B4	<b>5</b> 4		
						-					

EILUU UIIIAITUAL

Source (	Code	Mod	e Object Code	9	Source	e Code	Mode	Object Code
ORW	DE HL HL,(IX+12H) HL,(IY+12H) HL,1234H HL,BC HL,DE HL,HL HL,IX HL,IX IX		ED B5 ED B7 DD F6 12 FD F6 12 ED B6 34 ED B4 ED B5 ED B7 DD B7 FD B7 DD B7 FD B7 ED B8 ED 9B ED BB ED FB		PUSH PUSH PUSH PUSH PUSH PUSH RES RES RES RES RES RES RES	AF BC DE HL IX IY SR 0,(HL) 0,(IX+12H) 0,(IY+12H) 0,A 0,B 0,C 0,D 0,E 0,H		F5 C5 D5 E5 DD E5 FD E5 ED C5 CB 86 DD CB 12 86 FD CB 12 86 CB 87 CB 80 CB 81 CB 82 CB 83 CB 84 CB 85
OTIM OTIMR OTIRW OUT	(12H),A (C),12H (C),A (C),B (C),C (C),D (C),E (C),H (C),L (12H),A		ED 83 ED 93 ED F3 D3 12 ED 71 12 ED 79 ED 41 ED 49 ED 51 ED 59 ED 61 ED 69 ED 39 12		RES	0,L 1,(HL) 1,(IX+12H) 1,(IY+12H) 1,A 1,B 1,C 1,D 1,E 1,H 1,L 2,(HL) 2,(IX+12H) 2,(IX+12H)		CB 85 CB 8E DD CB 12 8E FD CB 12 8E CB 8F CB 88 CB 89 CB 8A CB 8B CB 8C CB 8D CB 96 DD CB 12 96 FD CB 12 96
OUTO OUTO OUTO OUTO OUTO OUTA OUTAW OUTD OUTDW OUTDW	(12H),B (12H),C (12H),D (12H),E (12H),H (12H),L (1234H),A (1234H),HL	 	ED 01 12 ED 09 12 ED 11 12 ED 19 12 ED 21 12 ED 29 12 ED D3 34 FD D3 34 ED AB ED EB ED A3	12	RES RES RES RES RES RES RES RES RES	2,A 2,B 2,C 2,D 2,E 2,H 2,L 3,(HL) 3,(IX+12H) 3,(IY+12H) 3,A		CB 97 CB 90 CB 91 CB 92 CB 93 CB 94 CB 95 CB 96 DD CB 12 9E FD CB 12 9E CB 9F
OUTIW OUTW OUTW OUTW POP POP POP POP POP POP POP POP	(C),1234H (C),BC (C),DE (C),HL AF BC DE HL IX IY SR 1234H		ED E3 FD 79 34 DD 41 DD 51 DD 79 F1 C1 D1 E1 DD E1 FD E1 FD F5 34		RES RES RES RES RES RES RES RES RES RES	3,B 3,C 3,D 3,E 3,H 3,L 4,(HL) 4,(IX+12H) 4,(IY+12H) 4,A 4,B 4,C 4,D		CB 98 CB 99 CB 9A CB 9B CB 9C CB 9D CB A6 DD CB 12 A6 FD CB 12 A6 CB A7 CB A0 CB A1 CB A2

MECOU TOTAL 
Source	e Code	Mode	Object Code	Source Code	Mode	Object Code
RES	4,E	mouc	CB A3	RL A		CB 17
RES RES RES RES	4,E 4,H 4,L 5,(HL) 5,(IX+12H)	I	CB A4 CB A5 CB AE DD CB 12 AE	RL B RL C RL D RL E		CB 10 CB 11 CB 12 CB 13
RES RES RES RES	5,(IY+12H) 5,A 5,B 5,C 5,D	I	FD CB 12 AE CB AF CB A8 CB A9 CB AA	RL H RL L RLA RLC (HL) RLC (IX+12H)	1	CB 14 CB 15 17 CB 06 DD CB 12 06
RES RES RES RES	5,D 5,E 5,H 5,L 6,(HL)		CB AB CB AC CB AD CB B6	RLC (IX+12H) RLC A RLC B RLC C	İ	FD CB 12 06 CB 07 CB 00 CB 01
RES RES RES RES RES	6,(IX+12H) 6,(IY+12H) 6,A 6,B 6,C		DD CB 12 B6 FD CB 12 B6 CB B7 CB B0 CB B1	RLC D RLC E RLC H RLC L RLCA		CB 02 CB 03 CB 04 CB 05 07 ED CB 02
RES RES RES RES RES RES	6,D 6,E 6,H 6,L 7,(HL) 7,(IX+12H)	I	CB B2 CB B3 CB B4 CB B5 CB BE DD CB 12 BE	RLCW (HL) RLCW (IX+12H) RLCW (IY+12H) RLCW BC RLCW DE RLCW HL	I I	DD CB 02 DD CB 12 02 FD CB 12 02 ED CB 00 ED CB 01 ED CB 03
RES RES RES RES	7,(IY+12H) 7,A 7,B 7,C		FD CB 12 BE CB BF CB B8 CB B9	RLCW IX RLCW IY RLD RLW (HL)		ED CB 04 ED CB 05 ED 6F ED CB 12
RES RES RES RESC RESC reserve	7,D 7,E 7,H 7,L LCK LW ed		CB BA CB BB CB BC CB BD ED FF DD FF ED 55	RLW (IX+12H) RLW (IY+12H) RLW BC RLW DE RLW HL RLW IX RLW IY	I	DD CB 12 12 FD CB 12 12 ED CB 10 ED CB 11 ED CB 13 ED CB 14 ED CB 15
RET RET RET RET RET RET RET RET RET	C M NC NS NV NZ P PE PO	X X X X X X X	D8 F8 D0 F0 E0 C0 F0 E8	RR (HL) RR (IX+12H) RR (IY+12H) RR A RR B RR C RR D RR E RR H	I	CB 1E DD CB 12 1E FD CB 12 1E CB 1F CB 18 CB 19 CB 1A CB 1B CB 1C
RET RET RET RET RETI RETN RL RL	S V Z (HL) (IX+12H)	X X X X X	F8 E8 C8 C9 ED 4D ED 45 CB 16 DD CB 12 16	RR L RRA RRC (HL) RRC (IX+12H) RRC (IY+12H) RRC A RRC B RRC C	I I	CB 1D 1F CB 0E DD CB 12 0E FD CB 12 0E CB 0F CB 08 CB 09
RL	(IY+12H)	İ	FD CB 12 16	RRC D RRC E		CB 0A CB 0B

EILUU VIIIAIIVAL

Source Code	Mode	Object Code	Source Code Mode	Object Code
RRC H RRC L RRCA RRCW (HL) RRCW (IX+12H) RRCW (IY+12H) RRCW BC RRCW DE RRCW DE RRCW HL RRCW IX RRCW IY		CB OC CB OD OF ED CB OA DD CB 12 OA FD CB 12 OA ED CB 08 ED CB 09 ED CB OB ED CB OB ED CB OC ED CB OD	SBCW HL,(IY+12H) SBCW HL,1234H SBCW HL,BC SBCW HL,DE SBCW HL,HL SBCW HL,IX SBCW HL,IY SBCW IX SBCW IY SCF SET 0,(HL)	FD DE 12 ED 9E 34 12 ED 9C ED 9D ED 9F DD 9F FD 9F DD 9F FD 9F 37 CB C6
RRD RRW (HL) RRW (IX+12H) RRW (IY+12H) RRW BC RRW DE RRW DE RRW HL RRW IX RRW IY	l I	ED 67 ED CB 1A DD CB 12 1A FD CB 12 1A ED CB 18 ED CB 19 ED CB 1B ED CB 1C ED CB 1D C7	SET 0,(ITL) SET 0,(IX+12H) I SET 0,A SET 0,B SET 0,C SET 0,D SET 0,E SET 0,H SET 0,L SET 1,(HL)	DD CB 12 C6 FD CB 12 C6 CB C7 CB C0 CB C1 CB C2 CB C3 CB C4 CB C5 CB C5
RST 08H RST 10H RST 18H RST 20H RST 28H RST 30H RST 38H SBC A,(HL) SBC A,(IX+12H)	X X X X X X	CF D7 DF E7 EF F7 FF 9E DD 9E 12	SET 1,(IX+12H) I SET 1,(IY+12H) I SET 1,A SET 1,B SET 1,C SET 1,D SET 1,E SET 1,H SET 1,H	DD CB 12 CE FD CB 12 CE CB CF CB C8 CB C9 CB CA CB CB CB CC CB CC
SBC A,(IY+12H) SBC A,12H SBC A,A SBC A,B SBC A,C SBC A,D SBC A,E SBC A,H SBC A,IXL SBC A,IXU SBC A,IYL		FD 9E 12 DE 12 9F 98 99 9A 9B 9C DD 9D DD 9C FD 9D	SET 2,(HL) SET 2,(IX+12H) I SET 2,(IY+12H) I SET 2,A SET 2,B SET 2,C SET 2,D SET 2,E SET 2,H SET 2,L SET 3,(HL)	CB D6 DD CB 12 D6 FD CB 12 D6 CB D7 CB D0 CB D1 CB D2 CB D3 CB D4 CB D5 CB DE
SBC A,IYU SBC A,L SBC HL,BC SBC HL,DE SBC HL,HL SBC HL,SP SBCW (IX+12H) SBCW (IY+12H) SBCW 1234H SBCW BC SBCW DE	 	FD 9C 9D ED 42 ED 52 ED 62 ED 72 DD DE 12 FD DE 12 ED 9E 34 12 ED 9C ED 9D	SET 3,(IX+12H) I SET 3,(IY+12H) I SET 3,A SET 3,B SET 3,C SET 3,D SET 3,E SET 3,H SET 3,L SET 4,(HL) SET 4,(IX+12H) I	DD CB 12 DE FD CB 12 DE CB DF CB D8 CB D9 CB DA CB DB CB DC CB DD CB E6 DD CB 12 E6
SBCW HL SBCW HL,(IX+12H	<del>l</del> )	ED 9F DD DE 12	SET 4,(IY+12H) I SET 4,A	FD CB 12 E6 CB E7

ELECT C INVITAGE

Source	e Code	Mode	Object Code	Source Code	Mode	Object Code
SET SET SET SET	4,B 4,C 4,D 4,E		CB E0 CB E1 CB E2 CB E3	SLAW HL SLAW IX SLAW IY SLP		ED CB 23 ED CB 24 ED CB 25 ED 76
SET SET SET SET SET SET SET SET	4,H 4,L 5,(HL) 5,(IX+12H) 5,(IY+12H) 5,A 5,B 5,C	 	CB E4 CB E5 CB EE DD CB 12 EE FD CB 12 EE CB EF CB E8 CB E9	SRA (HL) SRA (IX+12H) SRA (IY+12H) SRA A SRA B SRA C SRA D SRA E	I I	CB 2E DD CB 12 2E FD CB 12 2E CB 2F CB 28 CB 29 CB 2A CB 2B
SET SET SET SET SET SET SET SET SET	5,D 5,E 5,H 5,L 6,(HL) 6,(IX+12H) 6,(IY+12H) 6,A 6,B	 	CB EA CB EB CB EC CB ED CB F6 DD CB 12 F6 FD CB 12 F6 CB F7 CB F0	SRA H SRA L SRAW (HL) SRAW (IX+12H) SRAW (IY+12H) SRAW BC SRAW DE SRAW HL SRAW IX	 	CB 2C CB 2D ED CB 2A DD CB 12 2A FD CB 12 2A ED CB 28 ED CB 29 ED CB 2B ED CB 2B
SET SET SET SET SET SET SET SET SET SET	6,C 6,D 6,E 6,H 6,L 7,(HL) 7,(IX+12H)	 	CB F1 CB F2 CB F3 CB F4 CB F5 CB FE DD CB 12 FE FD CB 12 FE CB FF CB F8 CB F9	SRAW IY SRL (HL) SRL (IX+12H) SRL A SRL B SRL C SRL D SRL D SRL E SRL H SRL L	 	ED CB 2D CB 3E DD CB 12 3E FD CB 12 3E CB 3F CB 38 CB 39 CB 3A CB 3B CB 3C CB 3D
SET SET SET SETC SETC SETC SETC SETC SLA SLA SLA SLA SLA	7,D 7,E 7,H 7,L LCK LW XM (HL) (IX+12H) (IY+12H)	I I	CB FA CB FB CB FC CB FD ED F7 DD F7 FD F7 CB 26 DD CB 12 26 FD CB 12 26 CB 27	SRLW (HL) SRLW (IX+12H) SRLW (IY+12H) SRLW BC SRLW DE SRLW HL SRLW IX SRLW IY SUB A,(HL) SUB A,12H SUB A,A	1	ED CB 3A DD CB 12 3A FD CB 12 3A ED CB 38 ED CB 39 ED CB 3B ED CB 3C ED CB 3D 96 D6 12 97
SLA SLA SLA SLA SLA SLAW SLAW SLAW SLAW	B C D E H L (HL) (IX+12H) (IY+12H) BC	 	CB 20 CB 21 CB 22 CB 23 CB 24 CB 25 ED CB 22 DD CB 12 22 FD CB 12 22 ED CB 20 ED CB 21	SUB A,(IX+12H) SUB A,(IY+12H) SUB 12H SUB A,B SUB A,C SUB A,D SUB A,E SUB A,H SUB A,IXL SUB A,IXL SUB A,IYL		DD 96 12 FD 96 12 D6 12 90 91 92 93 94 DD 95 DD 94 FD 95

ELLOU VIII AITON

Source Code         Mode         Object Code           SUB A,IYU         FD 94         SUB           SUB A,L         95         SUB           HL,(1234H)         I X ED D6 34 12           SUBW SP,1234H I X ED 92 34 12         SUBW (IX+12H)           SUBW (IX+12H)         DD D6 12           SUBW 1234H ED 96 34 12         SUBW BC           SUBW BC         ED 94           SUBW DE         ED 95           SUBW HL,(IX+12H) I         DD D6 12           SUBW HL,(IY+12H) I         FD D6 12           SUBW HL,234H ED 96 34 12           SUBW HL,DE         ED 95           SUBW HL,DE         ED 95           SUBW HL,IX         DD 97           SUBW HL,IX         DD 97           SUBW HL,IY         FD 97           SUBW IY         FD 97           SWAP BC         ED 0E           SWAP IX         DD 3E           SWAP IY         FD 3E           TST (HL)         ED 34           TST A         ED 3C	
SUB       A,L       95       SUB         HL,(1234H)       I       X       ED       D6       34       12         SUB       SP,1234H       I       X       ED       92       34       12         SUBW       (IX+12H)       DD       D6       12         SUBW       (IY+12H)       FD       D6       12         SUBW       1234H       ED       96       34       12         SUBW       BC       ED       94       95       94         SUBW       BC       ED       95       95       95         SUBW       HL,(IX+12H)       I       DD       D6       12         SUBW       HL,(IX+12H)       I       FD       D6       12         SUBW       HL,(IX+12H)       I       FD       D6       12         SUBW       HL,(IX+12H)       I       FD       D6       12         SUBW       HL,BC       ED       94       SUBW       12         SUBW       HL,IX       DD       97       SUBW       PR       P	
HL,(1234H)       I       X       ED       D6       34       12         SUB       SP,1234H       I       X       ED       92       34       12         SUBW       (IX+12H)       DD       D6       12         SUBW       (IY+12H)       FD       D6       12         SUBW       BC       ED       94       94         SUBW       BC       ED       95       95         SUBW       HL,(IX+12H)       I       DD       D6       12         SUBW       HL,(IX+12H)       I       FD       D6       12         SUBW       HL,BC       ED       94       SUBW       S	
SUB       SP,1234H       I       X       ED       92       34       12         SUBW       (IX+12H)       DD       D6       12         SUBW       1234H       ED       96       34       12         SUBW       BC       ED       94       94       94         SUBW       BC       ED       95       95       95         SUBW       HL       ED       97       97       97       97       97       97       98       34       12       12       12       98       98       98       98       98       98       98       98       98       98       98       98       99       98       99       90       34       12 <td></td>	
SUBW (IX+12H)       DD D6 12         SUBW (IY+12H)       FD D6 12         SUBW 1234H       ED 96 34 12         SUBW BC       ED 94         SUBW DE       ED 95         SUBW HL       ED 97         SUBW HH,(IX+12H) I       DD D6 12         SUBW HL,(IY+12H) I       FD D6 12         SUBW HL,1234H       ED 96 34 12         SUBW HL,BC       ED 94         SUBW HL,DE       ED 95         SUBW HL,IX       DD 97         SUBW HL,IY       FD 97         SUBW HL,IY       FD 97         SUBW IY       FD 97         SWAP BC       ED 0E         SWAP DE       ED 1E         SWAP IX       DD 3E         SWAP IX       DD 3E         SWAP IY       FD 3E         TST (HL)       ED 64 12         TST 12H       ED 64 12         TST 2H       ED 3C	
SUBW       (IY+12H)       FD D6 12         SUBW       1234H       ED 96 34 12         SUBW BC       ED 94       SUBW DE         SUBW DE       ED 97       SUBW HL, (IX+12H) I         SUBW HL, (IX+12H) I       DD D6 12         SUBW HL, (IY+12H) I       FD D6 12         SUBW HL, BC       ED 96 34 12         SUBW HL, BC       ED 95         SUBW HL, IX       DD 97         SUBW HL, IX       DD 97         SUBW HL, IY       FD 97         SUBW HL, IY       FD 97         SUBW IY       FD 97         SUBW IY       FD 97         SWAP BC       ED 0E         SWAP IX       DD 3E         SWAP IX       DD 3E         SWAP IY       FD 3E         TST (HL)       ED 64 12         TST 12H       ED 64 12	
SUBW       1234H       ED       96       34       12         SUBW       BC       ED       94       94       95         SUBW       DE       ED       95       97       97         SUBW       HL,(IX+12H) I       DD       D6       12         SUBW       HL,(IY+12H) I       FD       D6       12         SUBW       HL,1234H       ED       96       34       12         SUBW       HL,BC       ED       94       94       94         SUBW       HL,DE       ED       95       95       95       95       95       97	
SUBW       BC       ED       94         SUBW       DE       ED       95         SUBW       HL       ED       97         SUBW       HL,(IX+12H) I       DD       D6       12         SUBW       HL,(IY+12H) I       FD       D6       12         SUBW       HL,1234H       ED       96       34       12         SUBW       HL,BC       ED       94       94         SUBW       HL,DE       ED       95       95         SUBW       HL,HL       ED       97         SUBW       HL,IX       DD       97         SUBW       HL,IY       FD       97         SUBW       IX       DD       97         SUBW       IY       FD       97         SUBW       IY       FD       97         SUBW       IY       FD       97         SWAP       BC       ED       1E         SWAP       IX       DD       3E         SWAP       IY       FD       3E         SWAP       IY       FD       34         TST       12H       ED       64       12      <	
SUBW       DE       ED       95         SUBW       HL       ED       97         SUBW       HL,(IX+12H) I       DD       D6       12         SUBW       HL,(IY+12H) I       FD       D6       12         SUBW       HL,1234H       ED       96       34       12         SUBW       HL,BC       ED       94       94         SUBW       HL,DE       ED       95       95         SUBW       HL,HL       ED       97       97         SUBW       HL,IX       DD       97         SUBW       IX       DD       97         SUBW       IY       FD       97         SUBW       IY       FD       97         SWAP       BC       ED       0E         SWAP       BC       ED       1E         SWAP       IX       DD       3E         SWAP       IY       FD       3E         TST       (HL)       ED       64       12         TST       12H       ED       64       12         TST       12H       ED       3C	
SUBW       HL       ED       97         SUBW       HL,(IX+12H) I       DD       D6       12         SUBW       HL,(IY+12H) I       FD       D6       12         SUBW       HL,1234H       ED       96       34       12         SUBW       HL,BC       ED       94       99       99       99       99       99       90	
SUBW       HL,(IX+12H) I       DD D6 12         SUBW       HL,(IY+12H) I       FD D6 12         SUBW HL,1234H       ED 96 34 12         SUBW HL,BC       ED 94         SUBW HL,DE       ED 95         SUBW HL,IX       DD 97         SUBW HL,IY       FD 97         SUBW IX       DD 97         SUBW IY       FD 97         SWAP BC       ED 0E         SWAP DE       ED 1E         SWAP IX       DD 3E         SWAP IY       FD 3E         TST (HL)       ED 34         TST 12H       ED 64 12         TST A       ED 3C	
SUBW       HL,(IY+12H) I       FD D6 12         SUBW       HL,1234H       ED 96 34 12         SUBW HL,BC       ED 94         SUBW HL,DE       ED 95         SUBW HL,IX       DD 97         SUBW HL,IY       FD 97         SUBW IX       DD 97         SUBW IY       FD 97         SWAP BC       ED 0E         SWAP DE       ED 1E         SWAP IX       DD 3E         SWAP IY       FD 3E         TST (HL)       ED 34         TST 12H       ED 64 12         TST A       ED 3C	
SUBW HL,1234H       ED 96 34 12         SUBW HL,BC       ED 94         SUBW HL,DE       ED 95         SUBW HL,HL       ED 97         SUBW HL,IX       DD 97         SUBW IL,IY       FD 97         SUBW IX       DD 97         SUBW IY       FD 97         SWAP BC       ED 0E         SWAP DE       ED 1E         SWAP IX       DD 3E         SWAP IX       DD 3E         SWAP IY       FD 3E         TST (HL)       ED 34         TST 12H       ED 64 12         TST A       ED 3C	
SUBW       HL,BC       ED       94         SUBW       HL,DE       ED       95         SUBW       HL,HL       ED       97         SUBW       HL,IX       DD       97         SUBW       HL,IY       FD       97         SUBW       IX       DD       97         SUBW       IY       FD       97         SWAP       BC       ED       0E         SWAP       DE       ED       1E         SWAP       IX       DD       3E         SWAP       IY       FD       3E         TST       (HL)       ED       34         TST       12H       ED       64       12         TST       A       ED       3C	
SUBW       HL,DE       ED       95         SUBW       HL,HL       ED       97         SUBW       HL,IX       DD       97         SUBW       HL,IY       FD       97         SUBW       IX       DD       97         SUBW       IY       FD       97         SWAP       BC       ED       0E         SWAP       DE       ED       1E         SWAP       IX       DD       3E         SWAP       IY       FD       3E         TST       (HL)       ED       34         TST       12H       ED       64       12         TST       A       ED       3C	
SUBW       HL,HL       ED       97         SUBW       HL,IX       DD       97         SUBW       HL,IY       FD       97         SUBW       IX       DD       97         SUBW       IY       FD       97         SWAP       BC       ED       0E         SWAP       DE       ED       1E         SWAP       IX       DD       3E         SWAP       IX       DD       3E         SWAP       IY       FD       3E         TST       (HL)       ED       64       12         TST       A       ED       3C	
SUBW       HL,IX       DD 97         SUBW       HL,IY       FD 97         SUBW       IX       DD 97         SUBW       IY       FD 97         SWAP       BC       ED 0E         SWAP       DE       ED 1E         SWAP       HL       ED 3E         SWAP       IX       DD 3E         SWAP       IY       FD 3E         TST       (HL)       ED 34         TST       12H       ED 64       12         TST       A       ED 3C	
SUBW       HL,IY       FD       97         SUBW       IX       DD       97         SUBW       IY       FD       97         SWAP       BC       ED       0E         SWAP       DE       ED       1E         SWAP       IX       DD       3E         SWAP       IY       FD       3E         TST       (HL)       ED       34         TST       12H       ED       64       12         TST       A       ED       3C	
SUBW IX       DD 97         SUBW IY       FD 97         SWAP BC       ED 0E         SWAP DE       ED 1E         SWAP HL       ED 3E         SWAP IX       DD 3E         SWAP IY       FD 3E         TST (HL)       ED 34         TST 12H       ED 64 12         TST A       ED 3C	
SUBW IY       FD 97         SWAP BC       ED 0E         SWAP DE       ED 1E         SWAP HL       ED 3E         SWAP IX       DD 3E         SWAP IY       FD 3E         TST (HL)       ED 34         TST 12H       ED 64 12         TST A       ED 3C	
SWAP BC       ED 0E         SWAP DE       ED 1E         SWAP HL       ED 3E         SWAP IX       DD 3E         SWAP IY       FD 3E         TST (HL)       ED 34         TST 12H       ED 64 12         TST A       ED 3C	
SWAP DE       ED 1E         SWAP HL       ED 3E         SWAP IX       DD 3E         SWAP IY       FD 3E         TST (HL)       ED 34         TST 12H       ED 64 12         TST A       ED 3C	
SWAP HL       ED 3E         SWAP IX       DD 3E         SWAP IY       FD 3E         TST (HL)       ED 34         TST 12H       ED 64 12         TST A       ED 3C	
SWAP IX       DD 3E         SWAP IY       FD 3E         TST (HL)       ED 34         TST 12H       ED 64 12         TST A       ED 3C	
TST (HL) ED 34 TST 12H ED 64 12 TST A ED 3C	
TST 12H ED 64 12 TST A ED 3C	
TST A ED 3C	
TST B ED 04	
TST C ED 0C	
TST D ED 14	
TST E ED 1C	
TST H ED 24	
TST L ED 2C	
TSTIO 12H ED 74 12	
XOR (HL) AE	
XOR (IX+12H) I DD AE 12 XOR (IY+12H) I FD AE 12	
XOR (IY+12H) I FD AE 12 XOR 12H EE 12	
XOR A AF XOR A,(HL) AE	
XOR A,(IX+12H) I DD AE 12	
XOR A,(IX+12H) I FD AE 12	
XOR A,(17+12H) 1 FD AE 12 XOR A,12H EE 12	
XOR A,1211 LE 12 XOR A,A AF	
XOR A,B A8	
XOR A,C A9	
XOR A,D AA	
XOR A,E AB	
XOR A,H AC	
XOR A,IXL DD AD	
XOR A,IXU DD AC	

Source	Code	Mode	Object Code
XOR	A,IYL		FD AD
XOR	A,IYU		FD AC
XOR	A,L		AD
XOR	В		A8
XOR	С		A9
XOR	D		AA
XOR	E		AB
XOR	Н		AC
XOR	IXL		DD AD
XOR	IXU		DD AC
XOR	IYL		FD AD
XOR	IYU		FD AC
XOR	L (1)( 1011)		AD
	(IX+12H)	ļ	DD EE 12
	(IY+12H)	I	FD EE 12
XORW			ED AE 34 12
XORW XORW	DE		ED AC ED AD
XORW	HL		ED AF
	HL,(IX+12H)	ı	DD EE 12
XORW	HL,(IX+12H)		FD EE 12
	HL,1234H	'	ED AE 34 12
XORW			ED AC
XORW	HL,DE		ED AD
XORW	HL,HL		ED AF
	HL,IX		DD AF
XORW	HL,IY		FD AF
XORW	IX		DD AF
XORW	IY		FD AF

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com

### USER'S MANUAL



# **APPENDIX C**

# Z380™ Instruction in Numeric Order

The following Appendix has the Z380 instructions sorted by numeric order.

The column "Mode" indicates whether the instruction is affected by DDIR immediate Decoder Directives, Extended mode or Native mode of operation, and Word or Long Word Mode of operation; "I" means the instruction can be used with DDIR IM to expand its immediate constant, "X" means

that the operation of the instruction is affected by the XM status bit, and "L" means that the instruction is affected by LW status bit, or can be used with DDIR LW or DDIR W. The Native/Extended modes, Word/Long Word modes and Decoder Directives are discussed in Chapter 3 in this manual.

Object Code	Source	Code	М	ode	Object Code	Source	Code	Мо	de	
00	NOP				2F	CPL				
01 34 12	LD	BC,1234H	I	L	30 12	JR	NC,12H		Χ	
02	LD	(BC),A			31 34 12	LD	SP,1234H	I		L
03	INC	BC		Χ	32 34 12	LD	(1234H),A	1		
03	INCW	BC		Χ	33	INC	SP		Χ	
04	INC	В			33	INCW	SP		Χ	
05	DEC	В			34	INC	(HL)			
06 12	LD	B,12H			35	DEC	(HL)			
07	RLCA				36 12	LD	(HL),12H			
08	EX	AF,AF'			37	SCF				
09	ADD	HL,BC		Χ	38 12	JR	C,12H		X	
0A	LD	A,(BC)		V	39	ADD	HL,SP		Χ	
OB	DEC	BC		X	3A 34 12	LD	A,(1234H)	ı	V	
0B	DECW	BC		Χ	3B 3B	DEC	SP		X X	
OC OD	INC DEC	C C			3B 3C	DECW INC	SP A		^	
0E 12	LD	C,12H			3D	DEC	A			
0F 12	RRCA	C, 1211			3E 12	LD	A,12H			
10 12	DJNZ	12H		Χ	3F	CCF	Α, ΙΖΙΙ			
11 34 12	LD	DE,1234H	- 1	, L	40	LD	B,B			
12	LD	(DE),A	•	_	41	LD	B,C			
13	INC	DE DE		Χ	42	LD	B,D			
13	INCW	DE		Χ	43	LD	B,E			
14	INC	D			44	LD	В,Н			
15	DEC	D			45	LD	B,L			
16 12	LD	D,12H			46	LD	B,(HL)			
17	RLA				47	LD	B,A			
18 12	JR	12H		Χ	48	LD	C,B			
19	ADD	HL,DE		Χ	49	LD	C,C			
1A	LD	A,(DE)			4A	LD	C,D			
1B	DEC	DE		X	4B	LD	C,E			
1B	DECW	DE		Χ	4C	LD	C,H			
1C 1D	INC DEC	E E			4D 4E	LD	C,L			
1E 12	LD	E,12H			4E 4F	LD LD	C,(HL) C,A			
1F	RRA	L, 1211			50	LD	D,B			
20 12	JR	NZ,12H		Χ	51	LD	D,C			
21 34 12	LD	HL,1234H	I	Ĺ	52	LD	D,D			
22 34 12	LD	(1234H),HL	i	L	53	LD	D,E			
23	INC	HL		Χ	54	LD	D,H			
23	INCW	HL		Χ	55	LD	D,L			
24	INC	Н			56	LD	D,(HL)			
25	DEC	Н			57	LD	D,A			
26 12	LD	H,12H			58	LD	E,B			
27	DAA				59	LD	E,C			
28 12	JR	Z,12H		X	5A	LD	E,D			
29	ADD	HL,HL		X	5B	LD	E,E			
2A 34 12	LD	HL,(1234H)	I	L	5C	LD	E,H			
2B	DEC	HL		X	5D	LD	E,L			
2B	DECW	HL		Χ	5E	LD	E,(HL)			
2C	INC	L			5F	LD	E,A			
2D 2E 12	DEC LD	L L,12H			60 61	LD LD	H,B H,C			
2F 12	CPL	L,12H A			62	LD	H,C H,D			
	OI L	/ \					וויט			

ELECT CONTROL

Object Code	Source Code	Mode	Object Code	Source Code	Mode
63	LD H,E		99	SBC A,C	
64	LD H,H		9A	SBC A,D	
65	LD H,L		9B	SBC A,E	
66	LD H,(HL)		9C	SBC A,H	
67	LD H,A		9D	SBC A,L	
68	LD L,B		9E	SBC A,(HL)	
69	LD L,C		9F	SBC A,A	
6A	LD L,D		A0	AND A,B	
6B	LD L,E		A0	AND B	
6C	LD L,H		A1	AND A,C	
6D	LD L,L		A1	AND C	
6E 6F	LD L,(HL)		A2	AND A,D	
70	LD L,A LD (HL),B		A2 A3	AND D AND A,E	
70 71	, ,		A3 A3	AND A,E AND E	
72	LD (HL),C LD (HL),D		A3 A4		
73	LD (HL),E		A4 A4	AND A,H AND H	
74	LD (HL),E LD (HL),H		A4 A5	AND A,L	
75	LD (HL),L		A5	AND L	
76	HALT		A6	AND (HL)	
77	LD (HL),A		A6	AND A,(HL)	
78	LD A,B		A7	AND A	
79	LD A,C		A7	AND A,A	
7A	LD A,D		A8	XOR A,B	
7B	LD A,E		A8	XOR B	
7C	LD A,H		Α9	XOR A,C	
7D	LD A,L		Α9	XOR C	
7E	LD A,(HL)		AA	XOR A,D	
7F	LD A,A		AA	XOR D	
80	ADD A,B		AB	XOR A,E	
81	ADD A,C		AB	XOR E	
82	ADD A,D		AC	XOR A,H	
83	ADD A,E		AC	XOR H	
84	ADD A,H		AD	XOR A,L	
85	ADD A,L		AD	XOR L	
86	ADD A,(HL)		AE	XOR (HL)	
87	ADD A,A		AE	XOR A,(HL)	
88	ADC A,B		AF AF	XOR A XOR A,A	
89 8A	ADC A,C ADC A,D		B0	XOR A,A OR A,B	
8B	ADC A,E		B0	OR B	
8C	ADC A,L		B1	OR A,C	
8D	ADC A,L		B1	OR C	
8E	ADC A,(HL)		B2	OR A,D	
8F	ADC A,A		B2	OR D	
90	SUB A,B		B3	OR A,E	
91	SUB A,C		B3	OR E	
92	SUB A,D		B4	OR A,H	
93	SUB A,E		B4	OR H	
94	SUB A,H		B5	OR A,L	
95	SUB A,L		B5	OR L	
96	SUB A,(HL)		B6	OR (HL)	
97	SUB A,A		B6	OR A,(HL)	
98	SBC A,B		B7	OR A	

ALLOU VILLIUME

Object Code	Source Code	Mode	Object Code	Source Code	Mode
B7	OR A,A	_	CB 1A	RR D	
B8	CP A,B		CB 1B	RR E	
B8	CP B		CB 1C	RR H	
B9	CP A,C		CB 1D	RR L	
B9	CP C		CB 1E	RR (HL)	
BA	CP A,D		CB 1F	RR A	
BA	CP D		CB 20	SLA B	
BB	CP A,E		CB 21	SLA C	
BB	CP E		CB 22	SLA D	
BC	CP A,H		CB 23	SLA E	
BC	CP H		CB 24	SLA H	
BD	CP A,L		CB 25	SLA (III)	
BD	CP L		CB 26	SLA (HL)	
BE	CP (HL)		CB 27	SLA A	
BE	CP A,(HL)		CB 28	SRA B	
BF	CP A		CB 29	SRA C	
BF	CP A,A	V	CB 2A	SRA D	
C0	RET NZ	X	CB 2B	SRA E	
C1	POP BC	L	CB 2C	SRA H	
C2 34 12 C3 34 12	JP NZ,1234H	I X I X	CB 2D CB 2E	SRA L	
C4 34 12	JP 1234H CALL NZ,1234H	I X I X	CB 2F	SRA (HL)	
C4 34 12 C5	CALL NZ,1234H PUSH BC		CB 2F CB 30	SRA A EX B,B'	
C6 12		L	CB 30 CB 31	EX B,B' EX C,C'	
C6 12 C7	ADD A,12H RST 00H	X	CB 31 CB 32		
C8	RET Z	X	CB 32 CB 33	EX D,D' EX E,E'	
C9	RET	X	CB 34	EX H,H'	
CA 34 12	JP Z,1234H	ı X	CB 34 CB 35	EX L,L'	
CB 00	RLC B	1 /	CB 37	EX A,A'	
CB 00	RLC C		CB 38	SRL B	
CB 02	RLC D		CB 39	SRL C	
CB 03	RLC E		CB 3A	SRL D	
CB 04	RLC H		CB 3B	SRL E	
CB 05	RLC L		CB 3C	SRL H	
CB 06	RLC (HL)		CB 3D	SRL L	
CB 07	RLC A		CB 3E	SRL (HL)	
CB 08	RRC B		CB 3F	SRL A	
CB 09	RRC C		CB 40	BIT 0,B	
CB 0A	RRC D		CB 41	BIT 0,C	
CB 0B	RRC E		CB 42	BIT 0,D	
CB 0C	RRC H		CB 43	BIT 0,E	
CB 0D	RRC L		CB 44	BIT 0,H	
CB 0E	RRC (HL)		CB 45	BIT 0,L	
CB 0F	RRC A		CB 46	BIT 0,(HL)	
CB 10	RL B		CB 47	BIT 0,A	
CB 11	RL C		CB 48	BIT 1,B	
CB 12	RL D		CB 49	BIT 1,C	
CB 13	RL E		CB 4A	BIT 1,D	
CB 14	RL H		CB 4B	BIT 1,E	
CB 15	RL L		CB 4C	BIT 1,H	
CB 16	RL (HL)		CB 4D	BIT 1,L	
CB 17	RL À		CB 4E	BIT 1,(HL)	
	RR B		CB 4F	BIT 1,A	
CB 18	IVIV D		00 11		

LLCOU CONTROLL

Objec	ct Code	Sourc	e Code	Mode	Object Code	Source	e Code	Mode
CB 5	 51	BIT	2,C		CB 87	RES	0,A	
	52	BIT	2,D		CB 88	RES	1,B	
CB 5	53	BIT	2,E		CB 89	RES	1,C	
CB 5	54	BIT	2,H		CB 8A	RES	1,D	
CB 5	55	BIT	2,L		CB 8B	RES	1,E	
	56	BIT	2,(HL)		CB 8C	RES	1,H	
	57	BIT	2,A		CB 8D	RES	1,L	
	58	BIT	3,B		CB 8E	RES	1,(HL)	
	59	BIT	3,C		CB 8F	RES	1,A	
	5 <b>A</b>	BIT	3,D		CB 90	RES	2,B	
	5B	BIT	3,E		CB 91	RES	2,C	
	5C	BIT	3,H		CB 92	RES	2,D	
	5D	BIT	3,L		CB 93	RES	2,E	
	5E	BIT	3,(HL)		CB 94	RES	2,H	
	5F	BIT	3,A		CB 95	RES	2,L	
	60	BIT	4,B		CB 96	RES	2,(HL)	
	61	BIT	4,C		CB 97	RES	2,A	
	62	BIT	4,D		CB 98	RES	3,B	
	63	BIT	4,E		CB 99	RES	3,C	
	64 4 E	BIT	4,H		CB 9A	RES	3,D	
	65 44	BIT BIT	4,L		CB 9B CB 9C	RES	3,E	
	66 67	BIT	4,(HL) 4,A		CB 9C CB 9D	RES RES	3,H 3,L	
	68	BIT	4,A 5,B		CB 9E	RES	3,(HL)	
	69	BIT	5,B 5,C		CB 9E	RES	3,(HL) 3,A	
	6 <b>A</b>	BIT	5,C 5,D		CB A0	RES	3,A 4,B	
	6B	BIT	5,E		CB A0	RES	4,C	
	6C	BIT	5,L 5,H		CB A1	RES	4,C 4,D	
	6D	BIT	5,L		CB A3	RES	4,E	
	6E	BIT	5,(HL)		CB A4	RES	4,H	
	6F	BIT	5,A		CB A5	RES	4,L	
	70	BIT	6,B		CB A6	RES	4,(HL)	
	71	BIT	6,C		CB A7	RES	4,A	
	72	BIT	6,D		CB A8	RES	5,B	
СВ		BIT	6,E		CB A9	RES	5,C	
CB 7		BIT	6,H		CB AA	RES	5,D	
CB 7		BIT	6,L		CB AB	RES	5,E	
CB 7	76	BIT	6,(HL)		CB AC	RES	5,H	
CB 7	77	BIT	6,A		CB AD	RES	5,L	
CB 7	78	BIT	7,B		CB AE	RES	5,(HL)	
CB 7	79	BIT	7,C		CB AF	RES	5, <b>A</b>	
CB 7		BIT	7,D		CB B0	RES	6,B	
CB 7		BIT	7,E		CB B1	RES	6,C	
CB :		BIT	7,H		CB B2	RES	6,D	
	7D	BIT	7,L		CB B3	RES	6,E	
CB 7		BIT	7,(HL)		CB B4	RES	6,H	
CB 7		BIT	7,A		CB B5	RES	6,L	
CB 8		RES	0,B		CB B6	RES	6,(HL)	
CB 8		RES	0,C		CB B7	RES	6,A	
CB 8		RES	0,D		CB B8	RES	7,B	
CB 8		RES	0,E		CB B9	RES	7,C	
CB 8		RES	0,H		CB BA	RES	7,D	
CB 8		RES	0,L		CB BB	RES	7,E	
CB 8	86	RES	0,(HL)		CB BC	RES	7,H	

ELLUU VIII.AIIVAL

Obj	ect Code	Source	e Code	Mode	Object Cod	le	Source	Code	М	ode	
СВ	BD	RES	7,L		CB F3		SET	6,E			
СВ	BE	RES	7,(HL)		CB F4		SET	6,H			
СВ	BF	RES	7,A		CB F5		SET	6,L			
СВ	C0	SET	0,B		CB F6		SET	6,(HL)			
СВ	C1	SET	0,C		CB F7		SET	6,A			
СВ	C2	SET	0,D		CB F8		SET	7,B			
СВ	C3	SET	0,E		CB F9		SET	7,C			
СВ	C4	SET	0,H		CB FA		SET	7,D			
СВ	C5	SET	0,L		CB FB		SET	7,E			
СВ	C6	SET	0,(HL)		CB FC		SET	7,H			
СВ	C7	SET	0,A		CB FD		SET	7,L			
СВ	C8	SET	1,B		CB FE		SET	7,(HL)			
СВ	C9	SET	1,C		CB FF		SET	7,A			
СВ	CA	SET	1,D		CC 34 12		CALL	Z,1234H	ı	Χ	
СВ	СВ	SET	1,E		CD 34 12		CALL	1234H	ı	Χ	
СВ	CC	SET	1,H		CE 12		ADD	A,12H			
СВ	CD	SET	1,L		CF		RST	08H		Χ	
CB	CE	SET	1,(HL)		D0		RET	NC		Χ	
CB	CF	SET	1,A		D1		POP	DE NO 100411		V	L
CB	D0	SET	2,B		D2 34 12		JP	NC,1234H	ı	Χ	
CB	D1	SET	2,C		D3 12		OUT	(12H),A		V	
CB	D2	SET	2,D		D4 34 12		CALL	NC,1234H	ı	Χ	
CB CB	D3 D4	SET	2,E		D5		PUSH	DE 1311			L
CB	D5	SET SET	2,H		D6 12 D6 12		SUB SUB	12H			
CB	D6	SET	2,L 2,(HL)		D6 12 D7		RST	A,12H 10H		Χ	
CB	D7	SET	2,(HL) 2,A		D8		RET	С		X	
CB	D8	SET	3,B		D0 D9		EXX	C		^	
СВ	D9	SET	3,C		DA 34 12		JP	C,1234H	ı	Χ	
CB	DA	SET	3,D		DB 12		IN	A,(12H)	'	^	
CB	DB	SET	3,E		DC 34 12		CALL	C,1234H	ı	Χ	
CB	DC	SET	3,H		DD 01		LD	(BC),IX	•	^	L
CB	DD	SET	3,L		DD 02		LD	BC,DE			Ĺ
СВ	DE	SET	3,(HL)		DD 03		LD	IX,(BC)			L
	DF	SET	3,A		DD 07		LD	IX,BC			L
СВ	E0	SET	4,B		DD 09		ADD	IX,BC		Χ	
СВ	E1	SET	4,C		DD 0B		LD	BC,IX			L
СВ	E2	SET	4,D		DD 0C		LD	BC,(BC)			L
СВ	E3	SET	4,E		DD 0D		LD	BC,(DE)			L
СВ	E4	SET	4,H		DD 0F		LD	BC,(HL)			L
СВ	E5	SET	4,L		DD 10 34	12	DJNZ	1234H		Χ	
СВ	E6	SET	4,(HL)		DD 11		LD	(DE),IX			L
СВ	E7	SET	4,A		DD 12		LD	DE,DE			L
СВ	E8	SET	5,B		DD 13		LD	IX,(DE)			L
СВ	E9	SET	5,C		DD 17		LD	IX,DE			L
		SET	5,D		DD 18 34	12	JR	1234H		Χ	
СВ	EB	SET	5,E		DD 19		ADD	IX,DE		Χ	
СВ	EC	SET	5,H		DD 1B		LD	DE,IX			L
СВ	ED	SET	5,L		DD 1C		LD	DE,(BC)			L
СВ	EE	SET	5,(HL)		DD 1D		LD	DE,(DE)			L
СВ	EF	SET	5,A		DD 1F		LD	DE,(HL)			L
	F0	SET	6,B		DD 20 34		JR	NZ,1234H		Χ	
CB		SET	6,C		DD 21 34		LD	IX,1234H	1		L ,
CR	F2	SET	6,D		DD 22 34	12	LD	(1234H),IX	I		_L

LLCOU CONTROLL

Object Code Source Code	Mode	Object Code	Source Code	Mode
DD 23 INC IX DD 23 INCW IX DD 24 INC IXU	X X	DD 63 DD 64 DD 65	LD IXU,E LD IXU,IXU LD IXU,IXL	
DD 25 DEC IXU DD 26 12 LD IXU,12H		DD 65 DD 66 12 DD 67	LD IXU,IXL LD H,(IX+12H) LD IXU,A	I
DD 27 LD IX,IY DD 28 34 12 JR Z,1234H	X X	DD 68 DD 69	LD IXL,B LD IXL,C	
DD 29 ADD IX,IX DD 2A 34 12 LD IX,(1234H) DD 2B DEC IX	X I L X	DD 6A DD 6B DD 6C	LD IXL,D LD IXL,E LD IXL,IXU	
DD 2B DECW IX DD 2C INC IXL	X	DD 6D DD 6E 12	LD IXL,IXL LD L,(IX+12H)	I
DD 2D DEC IXL DD 2E 12 LD IXL,12H DD 2F CPLW HL		DD 6F DD 70 12 DD 71 12	LD IXL,A LD (IX+12H),B LD (IX+12H),C	I I
DD 2F CPLW DD 30 34 12 JR NC,1234H	Х	DD 72 12 DD 73 12	LD (IX+12H),D LD (IX+12H),E	i I
DD 31 LD (HL),IX DD 32 LD HL,DE DD 33 LD IX,(HL)	L L L	DD 74 12 DD 75 12 DD 77 12	LD (IX+12H),H LD (IX+12H),L LD (IX+12H),A	 
DD 34 12 INC (IX+12H) DD 35 12 DEC (IX+12H) DD 36 12 34 LD (IX+12H),34H	     	DD 78 DD 79 DD 7C	INW HL,(C) OUTW (C),HL LD A,IXU	'
DD 37	X X	DD 7D DD 7E 12 DD 84 DD 85	LD A,IXL LD A,(IX+12H) ADD A,IXU ADD A,IXL	I
DD 3C	L L L	DD 83 DD 86 12 DD 87 DD 87	ADD A,IXL ADD A,(IX+12H) ADDW HL,IX ADDW IX	1
DD 3F       LD HL,(HL)         DD 40       INW BC,(C)         DD 41       OUTW (C),BC         DD 44       LD B,IXU	L	DD 8C DD 8D DD 8E 12 DD 8F	ADC A,IXU ADC A,IXL ADC A,(IX+12H) ADCW HL,IX	I
DD 45 LD B,IXL DD 46 12 LD B,(IX+12H) DD 47 LD I,HL DD 47 LDW I,HL	I L L	DD 8F DD 94 DD 95	ADCW IX SUB A,IXU SUB A,IXL	
DD 4C	ı	DD 96 12 DD 97 DD 97 DD 9C	SUB A,(IX+12H) SUBW HL,IX SUBW IX SBC A,IXU	ı
DD         51         OUTW (C),DE           DD         54         LD         D,IXU           DD         55         LD         D,IXL		DD 9D DD 9E 12 DD 9F DD 9F	SBC A,IXL SBC A,(IX+12H) SBCW HL,IX SBCW IX	I
DD 56 12 LD D,(IX+12H) DD 57 LD HL,I DD 57 LDW HL,I DD 5D LD E,IXL	I L L	DD A4 DD A4 DD A5	AND A,IXU AND IXU AND A,IXL	
DD         5D         LD         E,IYL           DD         5E         12         LD         E,(IX+12H)           DD         60         LD         IXU,B           DD         61         LD         IXU,C	1	DD A5 DD A6 12 DD A6 12 DD A7 DD A7	AND IXL AND (IX+12H) AND A,(IX+12H) ANDW HL,IX ANDW IX	1
DD 62 LD IXU,D		DD AC	XOR A,IXU	

ELECT VILLINGE VOLINO III ANIONE

Object Code	Source Code		Mode		_	Object Code		Source Code			Mode	
DD AC	XOR	IXU			_	DD CB 12	2B	LD	(IX+12H),IY		L	
DD AD	XOR	A,IXL				DD CB 12	2E	SRA	(IX+12H)	I		
DD AD	XOR	IXL				DD CB 12	31	LD	HL,(SP+12H)	I	L	
DD AE 12	XOR	(IX+12H)	1			DD CB 12	33	LD	HL,(IX+12H)	I	L	
DD AE 12	XOR	A,(IX+12H)	1			DD CB 12	39	LD	(SP+12H),HL	I	L	
DD AF	XORW	HL,IX				DD CB 12	3A	SRLW	(IX+12H)	I		
DD AF	XORW	IX				DD CB 12	3B	LD	(IX+12H),HL	1	L	
DD B4	OR	A,IXU				DD CB 12	3E	SRL	(IX+12H)	I		
DD B4	OR	IXU				DD CB 12	46	BIT	0,(IX+12H)	I		
DD B5	OR	A,IXL				DD CB 12	4E	BIT	1,(IX+12H)	1		
DD B5	OR	IXL				DD CB 12	56	BIT	2,(IX+12H)	I		
DD B6 12	OR	(IX+12H)	1			DD CB 12	5E	BIT	3,(IX+12H)	1		
DD B6 12	OR	A,(IX+12H)	1			DD CB 12	66	BIT	4,(IX+12H)	1		
DD B7	ORW	HL,IX				DD CB 12	6E	BIT	5,(IX+12H)	1		
DD B7	ORW	IX				DD CB 12	76	BIT	6,(IX+12H)	1		
DD BC	CP	A,IXU				DD CB 12		BIT	7,(IX+12H)	1		
DD BC	CP	IXU				DD CB 12		RES	0,(IX+12H)	1		
DD BD	CP	A,IXL				DD CB 12		RES	1,(IX+12H)	I		
DD BD	CP	IXL				DD CB 12		MULTW	(IX+12H)	I		
DD BE 12	CP	(IX+12H)	I			DD CB 12		MULTW	HL,(IX+12H)	I		
DD BE 12	CP	A,(IX+12H)	I			DD CB 12		RES	2,(IX+12H)	I		
DD BF	CPW	HL,IX				DD CB 12		MULTUW	(IX+12H)	I		
DD BF	CPW	IX				DD CB 12			HL,(IX+12H)	I		
DD C0	DDIR	W				DD CB 12		RES	3,(IX+12H)	I		
DD C1	DDIR	IB,W				DD CB 12		RES	4,(IX+12H)	ı		
DD C2	DDIR	IW,W				DD CB 12		RES	5,(IX+12H)	!		
DD C3	DDIR	IB				DD CB 12		RES	6,(IX+12H)	!		
DD C4 34 12	CALR	NZ,1234H		Χ		DD CB 12		DIVUW	(IX+12H)	!		
DD C6 12	ADDW	(IX+12H)	!			DD CB 12		DIVUW	HL,(IX+12H)	!		
DD C6 12	ADDW	HL,(IX+12H)	ı			DD CB 12		RES	7,(IX+12H)	!		
DD C8	LDCTL					DD CB 12		SET	0,(IX+12H)	1		
DD CA 01		SR,01H				DD CB 12 DD CB 12		SET	1,(IX+12H)	1		
DD CB 12 01	LD	BC,(SP+12H)	1	L		DD CB 12		SET	2,(IX+12H)	1		
DD CB 12 02 DD CB 12 03	RLCW LD	(IX+12H) BC,(IX+12H)	1					SET	3,(IX+12H)	l		
	RLC	,	1	L		DD CB 12 DD CB 12		SET SET	4,(IX+12H) 5,(IX+12H)	1		
DD CB 12 06 DD CB 12 09	LD	(IX+12H) (SP+12H),BC	! !	L		DD CB 12		SET	6,(IX+12H)	1		
DD CB 12 04 DD CB 12 0A	RRCW	(IX+12H)				DD CB 12		SET	7,(IX+12H)	i		
DD CB 12 0A DD CB 12 0B	LD	(IX+12H),BC		L		DD CB 12		CALR	Z,1234H		Χ	
DD CB 12 0E	RRC	(IX+12H)	i	L		DD CC 34		CALR	1234H		X	
DD CB 12 02 DD CB 12 11	LD	DE,(SP+12H)	i	L		DD CE 12		ADCW	(IX+12H)	1	^	
DD CB 12 11	RLW	(IX+12H)	i	_		DD CE 12		ADCW	HL,(IX+12H)	i		
DD CB 12 13	LD	DE,(IX+12H)	i	L		DD CF	•	MTEST	112,(17.11211)	•		
DD CB 12 16	RL	(IX+12H)	i	_		DD DO		LDCTL	A,XSR			
DD CB 12 19	LD	(SP+12H),DE	i	L		DD D4 34	. 12	CALR	NC,1234H		Χ	
DD CB 12 1A	RRW	(IX+12H)	i	_		DD D4 34		SUBW	(IX+12H)		Λ	
DD CB 12 1R	LD	(IX+12H),DE	i	L		DD D6 12		SUBW	HL,(IX+12H)	1		
DD CB 12 1E	RR	(IX+12H)	i	_		DD D8	•	LDCTL	XSR,A	•		
DD CB 12 21	LD	IX,(SP+12H)	i	L		DD D9		EXXX	ποιτήτ			
DD CB 12 21	SLAW	(IX+12H)	i	_		DD DA 01		LDCTL	XSR,01H			
DD CB 12 23	LD	IY,(IX+12H)	i	L		DD DC 34		CALR	C,1234H		Χ	
DD CB 12 26	SLA	(IX+12H)	İ	_		DD DC 34		SBCW	(IX+12H)	1	- •	
DD CB 12 29	LD	(SP+12H),IX	ĺ	L		DD DE 12		SBCW	HL,(IX+12H)	-		
DD CB 12 2A	SRAW	(IX+12H)	I	_		DD E1		POP	IX		L	
	•••	, :=::/			_							

BILOU BOOK STATE OF THE STATE O

Object Code	Source	Source Code		Mode		Object Code	Source	Mode			
DD E3	EX	(SP),IX				ED 0F	EX	A,C			
DD E4 34 12	CALR	PO,1234H		Χ		ED 10 12	IN0	D,(12H)			
DD E5	PUSH	IX			L	ED 11 12	OUT0	(12H),Ď			
DD E6 12	ANDW	(IX+12H)	1			ED 12	LD	DE,BC			L
DD E6 12	ANDW	HL,(IX+12H)	- 1			ED 13	EX	DE,IX			L
DD E9	JP	(IX)		Χ		ED 14	TST	D			
DD EC 34 12	CALR	PE,1234H		Χ		ED 16 34 12	LDW	(DE),1234H	I		L
DD EE 12	XORW	(IX+12H)	I			ED 17	EX	A,D			
DD EE 12	XORW	HL,(IX+12H)	I			ED 18 12	IN0	E,(12H)			
DD F3 1F	DI	1FH				ED 19 12	OUT0	(12H),E			
DD F4 34 12	CALR	P,1234H		Χ		ED 1B	EX	DE,IY			L
DD F6 12	ORW	(IX+12H)	I			ED 1C	TST	E			
DD F6 12	ORW	HL,(IX+12H)	ı			ED 1E	SWAP	DE			
DD F7	SETC	LW				ED 1F	EX	A,E			
DD F9	LD	SP,IX			L	ED 20 12	INO	H,(12H)			
DD FB 1F	EI	1FH		.,		ED 21 12	OUT0	(12H),H			
DD FC 34 12	CALR	M,1234H		Χ		ED 24	TST	Н			
DD FE 12	CPW	(IX+12H)				ED 27	EX	A,H			
DD FE 12	CPW	HL,(IX+12H)	ı			ED 28 12	INO	L,(12H)			
DD FF	RESC	LW				ED 29 12	OUT0	(12H),L			
DE 12	SBC	A,12H		V		ED 2B ED 2C	EX	IX,IY			L
DF E0	RST RET	18H NV		X X		ED 2C ED 2F	TST EX	L			
E0	RET	PO		X		ED 2F ED 30 12	INO	A,L (12H)			
E1	POP	HL		^	L	ED 30 12 ED 32	LD	HL,BC			1
E2 34 12	JP	NV,1234H	ı	Χ	_	ED 32	EX	HL,IX			L
E2 34 12	JP	PO,1234H	İ	X		ED 34	TST	(HL)			_
E3	EX	(SP),HL	'	^	L	ED 36 34 12	LDW	(HL),1234H	ı		L
E4 34 12	CALL	NV, 1234H	ı	Χ	_	ED 37	EX	A,(HL)	'		_
E4 34 12	CALL	PO,1234H	i	Χ		ED 38 12	INO	A,(112H)			
E5	PUSH	HL	•	^	L	ED 39 12	OUT0	(12H),A			
E6 12	AND	12H			_	ED 3B	EX	HL,IY			L
E6 12	AND	A,12H				ED 3C	TST	Α			_
E7	RST	20H		Χ		ED 3E	SWAP	HL			
E8	RET	PE		Χ		ED 3F	EX	A,A			
E8	RET	V		Χ		ED 40	IN	B,(C)			
E9	JP	(HL)		Χ		ED 41	OUT	(C),B			
EA 34 12	JP	PE,1234H	1	Χ		ED 42	SBC	HL,BC			
EA 34 12	JP	V,1234H	1	Χ		ED 43 34 12	LD	(1234H),BC	1		L
EB	EX	DE,HL			L	ED 44	NEG	Α			
EC 34 12	CALL	V, 1234H	I	Χ		ED 44	NEG				
EC 34 12	CALL	PE,1234H	I	Χ		ED 45	RETN			Χ	
ED 00 12	INO	B,(12H)				ED 46	IM	0			
ED 01 12	OUT0	(12H),B				ED 47	LD	I,A			
ED 02	LD	BC,BC			L	ED 48	IN	C,(C)			
ED 03	EX	BC,IX			L	ED 49	OUT	(C),C			
ED 04	TST	В			_	ED 4A	ADC	HL,BC			
ED 05	EX	BC,DE			L	ED 4B 34 12	LD	BC,(1234H)	ı		L
ED 06 34 12	LDW	(BC),1234H	ı		L	ED 4C	MLT	BC		.,	
ED 07	EX	A,B				ED 4D	RETI	2		Χ	
ED 08 12	INO	C,(12H)				ED 4E	IM	3			
ED 09 12	OUT0	(12H),C				ED 4F	LD	R,A			
ED 0B	EX	BC,IY			L	ED 50	IN	D,(C)			
ED OC	TST	C PC UI			1	ED 51	OUT	(C),D			
ED 0D ED 0E	EX SWAP	BC,HL BC			L						
	JWAF	טט									

LILOU VUILLU VIII INIUNE

Object Code	Source Code	Mode	Object Code	Source Code	Mode
ED 52 ED 53 34 12 ED 54	SBC HL,DE LD (1234H),DE NEGW HL	I L	ED 8D ED 8E 34 12 ED 8E 34 12	ADCW HL,DE ADCW 1234H ADCW HL,1234H	
ED 54 ED 55	NEGW reserved		ED 8F ED 8F	ADCW HL ADCW HL,HL	
ED 56	IM 1		ED 92 34 12	SUB SP,1234H	I X
ED 57	LD A,I		ED 93	OTIMR	
ED 58	IN E,(C)		ED 94	SUBW BC	
ED 59 ED 5A	OUT (C),E ADC HL,DE		ED 94 ED 95	SUBW HL,BC SUBW DE	
ED 5R 34 12	LD DE,(1234H)	I L	ED 95	SUBW HL,DE	
ED 5C	MLT DE		ED 96 34 12	SUBW 1234H	
ED 5E	IM 2		ED 96 34 12	SUBW HL,1234H	
ED 5F ED 60	LD A,R IN H,(C)		ED 97 ED 97	SUBW HL SUBW HL,HL	
ED 61	OUT (C),H		ED 9B	OTDMR	
ED 62	SBC HL,HL		ED 9C	SBCW BC	
ED 63 34 12	LD (1234H),HL	I L	ED 9C	SBCW HL,BC	
ED 64 12 ED 65	TST 12H EXTS A	L	ED 9D ED 9D	SBCW DE SBCW HL,DE	
ED 65	EXTS	Ĺ	ED 9E 34 12	SBCW 1234H	
ED 67	RRD		ED 9E 34 12	SBCW HL,1234H	
ED 68	IN L,(C)		ED 9F ED 9F	SBCW HL	
ED 69 ED 6A	OUT (C),L ADC HL,HL		ED 9F	SBCW HL,HL LDI	
ED 6B 34 12	LD HL,(1234H)	I L	ED A1	CPI	X
ED 6C	MLT HL		ED A2	INI	
ED 6F ED 71 12	RLD OUT (C),12H		ED A3 ED A4	OUTI ANDW BC	
ED 71 12 ED 72	SBC HL,SP		ED A4	ANDW BC ANDW HL,BC	
ED 73 34 12	LD (1234H),SP	I L	ED A5	ANDW DE	
ED 74 12	TSTIO 12H		ED A5	ANDW HL,DE	
ED 75 ED 75	EXTSW HL EXTSW		ED A6 34 12 ED A6 34 12	ANDW 1234H ANDW HL,1234H	
ED 76	SLP		ED A7	ANDW HL	
ED 78	$IN A_{,}(C)$		ED A7	ANDW HL,HL	
ED 79	OUT (C),A		ED A8	LDD	V
ED 7A ED 7B 34 12	ADC HL,SP LD SP,(1234H)	I L	ED A9 ED AA	CPD IND	Χ
ED 7C	MLT SP		ED AB	OUTD	
ED 82 34 12	ADD SP,1234H	I X	ED AC	XORW BC	
ED 83	OTIM		ED AC	XORW HL,BC	
ED 84 ED 84	ADDW BC ADDW HL,BC		ED AD ED AD	XORW DE XORW HL,DE	
ED 85	ADDW DE		ED AE 34 12	XORW 1234H	
ED 85	ADDW HL,DE		ED AE 34 12	XORW HL,1234H	
ED 86 34 12 ED 86 34 12	ADDW 1234H		ED AF	XORW HL	
ED 86 34 12 ED 87	ADDW HL,1234H ADDW HL		ED AF ED B0	XORW HL,HL LDIR	
ED 87	ADDW HL,HL		ED B1	CPIR	Χ
ED 8B	OTDM		ED B2	INIR	
ED 8C	ADCW HIRC		ED B3	OTIR	
ED 8C ED 8D	ADCW HL,BC ADCW DE		ED B4 ED B4	ORW BC ORW HL,BC	

8 SRAW BC 9 SRAW DE A SRAW (HL) B SRAW HL C SRAW IX D SRAW IY 0 EX BC,BC' 1 EX DE,DE' 3 EX HL,HL' 4 EX IX,IX' 5 EX IY,IY'	L L L
B SRLW HL C SRLW IX D SRLW IY 0 MULTW BC 0 MULTW HL,BC 1 MULTW HL,DE 1 MULTW HL,DE 3 MULTW HL,IX 4 MULTW HL,IX 4 MULTW IX 5 MULTW IY 7 34 12 MULTW HL,IY 5 MULTW HL,1234H 7 34 12 MULTW HL,1234H 8 MULTUW 8 MULTUW 9 MULTUW 9 MULTUW 9 MULTUW 9 MULTUW 0 MULTUW 10 MULTUW 11 MULTUW 12 MULTUW 13 MULTUW 14 MULTUW 15 MULTUW 16 MULTUW 17 MULTUW 18 MULTUW 19 MULTUW 19 MULTUW 10 MULTUW 11 MULTUW 12 MULTUW 13 MULTUW 14 MULTUW 15 MULTUW 16 MULTUW 17 MULTUW 18 DIVUW BC 18 DIVUW HL,BC 19 DIVUW HL,DE 19 DIVUW HL	BC HL,BC DE HL,DE HL HL,HL HL,IX IX HL,IY IY 1234H HL,1234H
	SRLW (HL) SRLW HL SRLW IX SRLW IY MULTW BC MULTW HL,BC MULTW HL,DE MULTW HL,HL MULTW HL,IX MULTW HL,IX MULTW IX MULTW IX MULTW HL,IX MULTW HL,IX MULTW HL,IX MULTW HL,IX MULTW HL,IX MULTW HL,IX MULTW W MULTW MULTW MULTW MULTW MULTUW M

LILOU VOIN O IN ANDERS

Object Code	Source C	ode	Мо	de		Object	Code		Source	Code	Мо	de	
ED CB BC	DIVUW	HL,IX				FA 34	12		JP	S,1234H	I	Χ	
ED CB BC	DIVUW	IX				FB			EI				
ED CB BD	DIVUW	HL,IY					12			, M,1234H	ı	Χ	
ED CB BD	DIVUW	IY				FD 01			LD	(BC),IY			L
ED CB BF	DIVUW	1234H				FD 02			LD	BC,HL			L
ED CB BF	DIVUW	HL,1234H		V		FD 03			LD	IY,(BC)			L
ED CC 12	CALR	Z,12H		X		FD 07			LD	IY,BC		V	L
ED CD 12 ED CF	CALR	12H		Χ		FD 09			ADD	IY,BC		Χ	
ED DO	BTEST LDCTL	A,DSR				FD 0B FD 0C			LD LD	BC,IY (BC),BC			L
ED D0 ED D3 34 12	OUTA	(1234H),A	ı			FD 0C			LD	(DE),BC			L
ED D3 34 12 ED D4 12	CALR	NC,12H	1	Χ		FD 0F			LD	(HL),BC			L
ED D4 12 ED D6 34 12	SUB	HL,(1234H)	ı	X		FD 10	56 34	12	DJNZ	123456H		Χ	_
ED D8 54 12	LDCTL	DSR,A	'	^		FD 10	30 34	12	LD	(DE),IY		^	L
ED D9	EXALL	DSIN				FD 12			LD	DE,HL			Ī
ED DA 01	LDCTL	DSR,01H				FD 13			LD	IY,(DE)			ī
ED DB 34 12	INA	A,(1234H)	ı			FD 17			LD	IY,DE			Ĺ
ED DC 12	CALR	C,12H	-	Χ		FD 18	56 34	12	JR	123456H		Χ	_
ED E0	LDIW				L	FD 19			ADD	IY,DE		Χ	
ED E2	INIW					FD 1B			LD	DE,IY			L
ED E3	OUTIW					FD 1C			LD	(BC),DE			L
ED E4 12	CALR	PO,12H		Χ		FD 1D			LD	(DE),DE			L
ED E8	LDDW				L	FD 1F			LD	(HL),DE			L
ED EA	INDW					FD 20	56 34	12	JR	NZ,123456H		Χ	
ED EB	OUTDW					FD 21	34 12		LD	IY,1234H	ı		L
ED EC 12	CALR	PE,12H		Χ		FD 22	34 12		LD	(1234H),IY	I		L
ED F0	LDIRW				L	FD 23			INC	IY		Χ	
ED F2	INIRW					FD 23			INCW	IY		Χ	
ED F3	OTIRW	D 4011				FD 24			INC	IYU			
ED F4 12	CALR	P,12H		Χ		FD 25			DEC	IYU			
ED F7	SETC	LCK			1	FD 27	F/ 24	10	LD	IY,IX		V	L
ED F8 ED FA	LDDRW				L	FD 28 FD 29	56 34	12	JR	Z,123456H		X	
ED FB	INDRW OTDRW						34 12		ADD LD	Y, Y  ∨ (1224⊔)	ı	^	1
ED FC 12	CALR	M,12H		Χ		FD 2A FD 2B	34 12		DEC	IY,(1234H) IY	1	Χ	L
ED FF	RESC	LCK		^		FD 2B			DECW	IY		X	
EE 12	XOR	12H				FD 2C			INC	IYL		^	
EE 12	XOR	A,12H				FD 2D			DEC	IYL			
EF	RST	28H		Χ		FD 2E	12		LD	IYL,12H			
F0	RET	NS		Χ		FD 30		12	JR	NC,123456H		Χ	
F0	RET	Р		Χ		FD 31			LD	(HL),IY			L
F1	POP	AF			L	FD 32			LD	HL,HL			L
F2 34 12	JP	NS,1234H	I	Χ		FD 33			LD	IY,(HL)			L
F2 34 12	JP	P,1234H	I	Χ		FD 34	12		INC	(IY+12H)	1		
F3	DI						12		DEC	(IY+12H)	I		
F4 34 12	CALL NS		I	Χ			34 12		LD	(IY+12H),34H	I		
F5	PUSH	AF			L	FD 36	12		LD	IYU,12H			
F6 12	OR	12H				FD 37			LD	IY,HL			L
F6 12	OR	A,12H				FD 38	56 34	12	JR	C,123456H		Χ	
F7	RST	30H		X		FD 39			ADD	IY,SP		Χ	
F8	RET	M		X		FD 3B			LD	HL,IY			L
F8	RET	S		Χ		FD 3C			LD	(BC),HL			L
F9	LD	SP,HL		V	L	FD 3D			LD	(DE),HL			L
FA 34 12	JP	M,1234H	ı	Х		FD 3E			SWAP	IY			

ELECT CONTROL

Object Code	Source	Code	Mode		Object Code		Source	Code	Mod	le
FD 3F	LD	(HL),HL		L			SUBW	IY		
FD 44	LD	B,IYU			FD 9C		SBC	A,IYU		
FD 45	LD	B,IYL			FD 9D		SBC	A,IYL		
FD 46 12	LD	B,(IY+12H)	I		FD 9E 12		SBC	A,(IY+12H)		
FD 4C	LD	C,IYU			FD 9F		SBCW	HL,IY		
FD 4D	LD	C,IYL			FD 9F		SBCW	IY		
FD 4E 12	LD	C,(IY+12H)	l		FD A4		AND	A,IYU		
FD 54	LD	D,IYU			FD A4		AND	IYU		
FD 55	LD	D,IYL			FD A5		AND	A,IYL		
FD 56 12	LD	D,(IY+12H)	I		FD A5		AND	IYL		
FD 5C	LD	E,IYU			FD A6 12		AND	(IY+12H)	l	
FD 5D	LD	E,IYL			FD A6 12		AND	A,(IY+12H)	I	
FD 5E 12	LD	E,(IY+12H)	I		FD A7		ANDW	HL,IY		
FD 60	LD	IYU,B			FD A7		ANDW	IY		
FD 61	LD	IYU,C			FD AC		XOR	A,IYU		
FD 62	LD	IYU,D			FD AC		XOR	IYU		
FD 63	LD	IYU,E			FD AD		XOR	A,IYL		
FD 64	LD	IYU,IYU			FD AD		XOR	YL (IV - 12LI)	1	
FD 65 FD 66 12	LD LD	IYU,IYL H,(IY+12H)	1		FD AE 12 FD AE 12		XOR XOR	(IY+12H) A,(IY+12H)	l I	
FD 60 12 FD 67	LD	п,(н+12п) IYU,A	ı		FD AE 12 FD AF		XORW	HL,IY	ı	
FD 67 FD 68	LD	IYL,B			FD AF		XORW	IY		
FD 69	LD	IYL,C			FD B4		OR	A,IYU		
FD 6A	LD	IYL,D			FD B4		OR	IYU		
FD 6B	LD	IYL,E			FD B5		OR	A,IYL		
FD 6C	LD	IYL,IYU			FD B5		OR	IYL		
FD 6D	LD	IYL,IYL			FD B6 12		OR	(IY+12H)	I	
FD 6E 12	LD	L,(IY+12H)	I		FD B6 12		OR	A,(IY+12H)	İ	
FD 6F	LD	IYL,A			FD B7		ORW	HL,IY	-	
FD 70 12	LD	(IY+12H),B	I		FD B7		ORW	ΙΫ́		
FD 71 12	LD	(IY+12H),C	I		FD BC		CP	A,IYU		
FD 72 12	LD	(IY+12H),D	I		FD BC		CP	IYU		
FD 73 12	LD	(IY+12H),E	I	L	FD BD		CP	A,IYL		
FD 74 12	LD	(IY+12H),H	I		FD BD		CP	IYL		
FD 75 12	LD	(IY+12H),L	1		FD BE 12		CP	(IY+12H)		
FD 77 12	LD	(IY+12H),A	1		FD BE 12		CP	A,(IY+12H)		
FD 79 34 12	OUTW	(C),1234H			FD BF		CPW	HL,IY		
FD 7C	LD	A,IYU			FD BF		CPW	IY		
FD 7D	LD	A,IYL			FD C0		DDIR	LW		
FD 7E 12	LD	A,(IY+12H)	I		FD C1		DDIR	IB,LW		
FD 84	ADD	A,IYU			FD C2		DDIR	IW,LW		
FD 85	ADD	A,IYL			FD C3	40	DDIR	IW	,	.,
FD 86 12	ADD	A,(IY+12H)	ı		FD C4 56 34	12	CALR	NZ,123456H		X
FD 87	ADDW	HL,IY			FD C6 12		ADDW	(IY+12H)	l	
FD 87	ADDW	IY			FD C6 12		ADDW	HL,(IY+12H)		
FD 8C	ADC	A,IYU			FD CB 12 02		RLCW	(IY+12H)	1	
FD 8D	ADC	A,IYL A (IV : 12LI)	1		FD CB 12 03		LD DLC	BC,(IY+12H)	l I	L
FD 8E 12 FD 8F	ADCW	A,(IY+12H)	I		FD CB 12 06		RLC	(IY+12H)	l I	
		HL,IY			FD CB 12 0A		RRCW	(IY+12H)	l I	
FD 8F FD 94	ADCW SUB	IY A,IYU			FD CB 12 0B FD CB 12 0E		LD RRC	(IY+12H),BC (IY+12H)	ı	L
FD 94 FD 95	SUB	A,IYU A,IYL			FD CB 12 0E FD CB 12 12		RLW	(IY+12H) (IY+12H)	ı I	
FD 95 FD 96 12	SUB	A,(IY+12H)	1		FD CB 12 12 FD CB 12 13		LD	DE,(IY+12H)	i I	L
FD 97	SUBW	HL,IY	1		FD CB 12 13		RL	(IY+12H)	i	L
		11111					111	(11 1 1211)	'	

ELECT CHARACTER CONTRACTOR

Object Code	Source Co	ode	Mode
FD CB 12 1A	RRW	(IY+12H)	
FD CB 12 1B	LD	(IY+12H),DE	1
FD CB 12 1E	RR	(IY+12H)	1
FD CB 12 21	LD	IY,(SP+12H)	I L
FD CB 12 22	SLAW	(IY+12H)	1
FD CB 12 23	LD	IX,(IY+12H)	I L
FD CB 12 26	SLA	(IY+12H)	1
FD CB 12 29	LD	(SP+12H),IY	I L
FD CB 12 2A	SRAW	(IY+12H)	1
FD CB 12 2B FD CB 12 2E	LD	(IY+12H),IX	I L
FD CB 12 2E FD CB 12 33	SRA LD	(IY+12H) HL,(IY+12H)	i I L
FD CB 12 33 FD CB 12 3A	SRLW	(IY+12H)	
FD CB 12 3B	LD	(IY+12H),HL	i L
FD CB 12 3E	SRL	(IY+12H)	
FD CB 12 46	BIT	0,(IY+12H)	i
FD CB 12 4E	BIT	1,(IY+12H)	İ
FD CB 12 56	BIT	2,(IY+12H)	1
FD CB 12 5E	BIT	3,(IY+12H)	1
FD CB 12 66	BIT	4,(IY+12H)	1
FD CB 12 6E	BIT	5,(IY+12H)	1
FD CB 12 76	BIT	6,(IY+12H)	Ţ
FD CB 12 7E	BIT	7,(IY+12H)	1
FD CB 12 86	RES	0,(IY+12H)	1
FD CB 12 8E	RES	1,(IY+12H)	1
FD CB 12 92	MULTW	(IY+12H)	!
FD CB 12 92	MULTW	HL,(IY+12H)	
FD CB 12 96 FD CB 12 9A	RES	2,(IY+12H)	l I
FD CB 12 9A FD CB 12 9A	MULTUW MULTUW	•	i I
FD CB 12 9E	RES	3,(IY+12H)	i
FD CB 12 A6	RES	4,(IY+12H)	i
FD CB 12 AE	RES	5,(IY+12H)	i
FD CB 12 B6	RES	6,(IY+12H)	İ
FD CB 12 BA	DIVUW	(IY+12H)	1
FD CB 12 BA	DIVUW	HL,(IY+12H)	1
FD CB 12 BE	RES	7,(IY+12H)	1
FD CB 12 C6	SET	0,(IY+12H)	Ţ
FD CB 12 CE	SET	1,(IY+12H)	
FD CB 12 D6	SET	2,(IY+12H)	1
FD CB 12 DE	SET	3,(IY+12H)	1
FD CB 12 E6	SET	4,(IY+12H)	1
FD CB 12 EE	SET	5,(IY+12H)	1
FD CB 12 F6	SET	6,(IY+12H)	
FD CB 12 FE FD CC 56 34 12	SET CALR	7,(IY+12H)	I v
FD CC 56 34 12 FD CD 56 34 12		Z,123456H 123456H	X
FD CE 12	ADCW	(IY+12H)	1
FD CE 12	ADCW	HL,(IY+12H)	i
FD D0	LDCTL	A,YSR	-
FD D3 34 12	OUTAW	(1234H),HL	1
FD D4 56 34 12		NC,123456H	Χ
FD D6 12	SUBW	(IY+12H)	
FD D6 12	SUBW	HL,(IY+12H)	I

Object Code		Source (	Code	M	ode
FD D8 FD D9		LDCTL EXXY	YSR,A		
FD DA 01		LDCTL	YSR,01H		
FD DB 34 12		INAW	HL,(1234H)	1	
FD DC 56 34	12	CALR	C,123456H		Χ
FD DE 12		SBCW	(IY+12H)	1	
FD DE 12		SBCW	HL,(IY+12H)		
FD E1		POP	IY		L
FD E3		EX	(SP),IY		L
FD E4 56 34	12	CALR	PO,123456H		Χ
FD E5		PUSH	ΙΥ		L
FD E6 12		ANDW	(IY+12H)	I	
FD E6 12		ANDW	HL,(IY+12H)	I	
FD E9		JP	(IY)		X
FD EC 56 34	12	CALR	PE,123456H		Χ
FD EE 12		XORW	(IY+12H)	I	
FD EE 12	4.0	XORW	HL,(IY+12H)	I	.,
FD F4 56 34	12	CALR	P,123456H		X
FD F5 34 12		PUSH	1234H		L
FD F6 12		ORW	(IY+12H)		
FD F6 12		ORW	HL,(IY+12H)	I	
FD F7		SETC	XM		
FD F9		LD	SP,IY		L
FD FC		CALR	M,123456H		Χ
FD FE 12 FD FE 12		CPW CPW	(IY+12H)	1	
FD FE 12 FE 12		CPW CP	HL,(IY+12H) 12H	ı	
FE 12 FE 12		CP	12⊓ A,12H		
FF 12		RST	38H		Χ
1 1		1131	JUI I		^

ELOO CONTRACTOR OF THE PROPERTY OF THE PROPERT

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com





### **APPENDIX D**

INSTRUCTIONS AFFECTED BY NORMAL/ EXTENDED MODE, AND LONG WORD MODE

This Appendix has two sets of tables. Each table is a subset of the Table in the Appendix B. The Table D-1 has the instructions which works differently in the Native and

Extended mode of operation, and the Table D-2 has the instructions which works differently in Word/Long Word mode of operation.

EILUU GUEN V III AITUA

Table D-1. Instructions operating differently in Native or Extended mode of operation.

Source	Code	Obje	ct Co	de			Source	Code	Obje	ect Co	de		
ADD	HL,BC	09					DECW		1B				
ADD	HL,DE	19					DECW		2B				
ADD	HL,HL	29					DECW		DD	2B			
ADD	HL,SP	39					DECW		FD	2B			
ADD	IX,BC	DD	09				DECW		3B	4.0	- ,		10
ADD	IX,DE	DD	19				DJNZ	123456H	FD	10	56	34	12
ADD	IX,IX	DD	29				DJNZ	1234H	DD	10	34	12	
ADD	IX,SP	DD	39				DJNZ	12H	10	12			
ADD	IY,BC	FD	09				INC	BC	03				
ADD	IY,DE	FD	19				INC	DE	13				
ADD	IY,IY	FD	29				INC	HL	23	22			
ADD	IY,SP	FD	39				INC	IX	DD	23			
CALR	123456H	FD	CD	56	34	12	INC	IY	FD	23			
CALR	1234H	DD	CD	34	12		INC	SP	33				
CALR	12H	ED	CD	12			INCW	BC	03				
CALR	C,123456H	FD	DC	56	34	12	INCW	DE	13				
CALR	C,1234H	DD	DC	34	12		INCW	HL	23	0.0			
CALR	C,12H	ED	DC	12			INCW	IX	DD	23			
CALR	M,123456H	FD	FC				INCW	IY	FD	23			
CALR	M,1234H	DD	FC	34	12		INCW	SP	33				
CALR	M,12H	ED	FC	12			JP	(HL)	E9	<b>50</b>			
CALR	NC,123456H	FD	D4	56	34	12	JP	(IX)	DD	E9			
CALR	NC,1234H	DD	D4	34	12		JP 	(IY)	FD	E9			
CALR	NC,12H	ED	D4	12			JR	123456H	FD	18		4.0	
CALR	NZ,123456H	FD	C4	56	34	12	JR	1234H	DD	18	34	12	
CALR	NZ,1234H	DD	C4	34	12		JR	12H	18	12	- ,		4.0
CALR	NZ,12H	ED	C4	12			JR	C,123456H	FD	38	56	34	12
CALR	P,123456H	FD	F4	56	34	12	JR	C,1234H	DD	38	34	12	
CALR	P,1234H	DD	F4	34	12		JR	C,12H	38	12	<b>-</b> /	2.4	10
CALR	P,12H	ED	F4	12			JR	NC,123456H	FD	30	56	34	12
CALR	PE,123456H	FD	EC	56	34	12	JR	NC,1234H	DD	30	34	12	4.0
CALR	PE,1234H	DD	EC	34	12		JR	NZ,123456H	FD	20	56	34	12
CALR	PE,12H	ED	EC	12			JR	NZ,1234H	DD	20	34	12	
CALR	PO,123456H	FD	E4	56	34	12	JR	NZ,12H	20	12	г/	2.4	10
CALR	PO,1234H	DD	E4	34	12		JR	Z,123456H	FD	28	56	34	12
	PO,12H	ED	E4	12			JR	Z,1234H	DD	28	34	12	
CALR	Z,123456H	FD	CC	56	34	12	JR	Z,12H	28	12			
CALR	Z,1234H	DD	CC	34	12		RET	C	D8				
	Z,12H	ED	CC	12			RET	M	F8				
CPD		ED	A9				RET	NC NC	D0				
CPDR		ED	B9				RET	NS	FO				
CPI		ED	A1				RET	NV	E0				
CPIR	D.O.	ED	B1				RET	NZ	C0				
DEC	BC	0B					RET	P	F0				
DEC	DE	1B					RET	PE	E8				
DEC	HL	2B	<b>6</b> =				RET	PO	E0				
DEC	IX	DD	2B				RET	S	F8				
DEC	IY	FD	2B				RET	V	E8				
DEC	SP	3B					RET	Z	C8				
DECW	BC	0B					RET		C9	4 D			
							RETI		ED	4D			

BILOU 9921. 9 11111191.

Sourc	e Code	Object Code
RETN		ED 45
RST	00H	C7
RST	H80	CF
RST	10H	D7
RST	18H	DF
RST	20H	E7
RST	28H	EF
RST	30H	F7
RST	38H	FF

Table D-2. Instructions operates different in Long Word Modes.

Sourc	e Code	Obje	ct Co	de	Sour	ce Code	Obje	ect Code	
EX	(SP),HL	E3			 LD	BC,DE	DD	02	
EX	(SP),IX	DD	E3		LD	BC,HL	FD	02	
EX	(SP),IY	FD	E3		LD	BC,IX	DD	0B	
EX	BC,BC'	ED	СВ	30	LD	BC,IY	FD	0B	
EX	BC,DE	ED	05		LD	DE,(BC)	DD	1C	
EX	BC,HL	ED	0D		LD	DE,(DE)	DD	1D	
EX	BC,IX	ED	03		LD	DE,(HL)	DD	1F	
EX	BC,IY	ED	0B		LD	DE,BC	ED	12	
EX	DE,DE'	ED	СВ	31	LD	DE,DE	DD	12	
EX	DE,HL	EB			LD	DE,HL	FD	12	
EX	DE,IX	ED	13		LD	DE,IX	DD	1B	
EX	DE,IY	ED	1B		LD	DE,IY	FD	1B	
EX	HL,HL'	ED	СВ	33	LD	HL,(BC)	DD	3C	
EX	HL,IX	ED	33		LD	HL,(DE)	DD	3D	
EX	HL,IY	ED	3B		LD	HL,(HL)	DD	3F	
EX	IX,IX'	ED	СВ	34	LD	HL,BC	ED	32	
EX	IX,IY	ED	2B		LD	HL,DE	DD	32	
EX	IY,IY'	ED	СВ	35	LD	HL,HL	FD	32	
<b>EXTS</b>	Α	ED	65		LD	HL,I	DD	57	
<b>EXTS</b>		ED	65		LD	HL,IX	DD	3B	
LD	(BC),BC	FD	0C		LD	HL,IY	FD	3B	
LD	(BC),DE	FD	1C		LD	I,HL	DD	47	
LD	(BC),HL	FD	3C		LD	IX,(BC)	DD	03	
LD	(BC),IX	DD	01		LD	IX,(DE)	DD	13	
LD	(BC),IY	FD	01		LD	IX,(HL)	DD	33	
LD	(DE),BC	FD	0D		LD	IX,BC	DD	07	
LD	(DE),DE	FD	1D		LD	IX,DE	DD	17	
LD	(DE),HL	FD	3D		LD	IX,HL	DD	37	
LD	(DE),IX	DD	11		LD	IX,IY	DD	27	
LD	(DE),IY	FD	11		LD	IY,(BC)	FD	03	
LD	(HL),BC	FD	0F		LD	IY,(DE)	FD	13	
LD	(HL),DE	FD	1F		LD	IY,(HL)	FD	33	
LD	(HL),HL	FD	3F		LD	IY,BC	FD	07	
LD	(HL),IX	DD	31		LD	IY,DE	FD	17	
LD	(HL),IY	FD	31		LD	IY,HL	FD	37	
LD	BC,(BC)	DD	0C		LD	IY,IX	FD	27	
LD	BC,(DE)	DD	0D		LD	SP,HL	F9		
LD	BC,(HL)	DD	0F		LD	SP,IX	DD	F9	
LD	BC,BC	ED	02		LD	SP,IY	FD	F9	
	20,20		~-		 	,			

ALUU GOLLA O III AIVA

Source	Code	Obje	ect Cod	de	
LDCTL	HL,SR	ED	C0		
LDCTL	SR,HL	ED	C8		
LDDRV	V	ED	F8		
LDDW		ED	E8		
LDIRW		ED	F0		
LDIW		ED	EO		
LDW	HL,I	DD	57		
LDW	I,HL	DD	47		
POP	AF	F1			
POP	BC	C1			
POP	DE	D1			
POP	HL	E1			
POP	IX	DD	E1		
POP	ΙΥ	FD	E1		
POP	SR	ED	C1		
PUSH	AF	F5			
PUSH	BC	C5			
PUSH	DE	D5			
PUSH	HL	E5			
PUSH	IX	DD	E5		
PUSH	IY	FD	E5		
PUSH	SR	ED	C5		

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com



#### **APPENDIX E**

INSTRUCTIONS AFFECTED BY DDIR IM INSTRUCTIONS

This Appendix has instructions which can be used with the Decoder Directive(s) Extend Immediate. There are eight tables (E1-E8) which are the subset of the Table A, sorted by the category of the instruction.

Note that the instructions listed here does not have the DDIR Decoder Directive in front of the instructions listed below, and notation used here may be different by the assembler to be used.

Table E-1. Valid with DDIR IB in Extended mode. LW bit status does not affect the operation

ADD	HL,(123456H)	ED	C6	56	34	12	
ADD	SP,123456H	ED	82	56	34	12	
CALL	123456H	CD	56	34	12		
CALL	C,123456H	DC	56	34	12		
CALL	M,123456H	FC	56	34	12		
CALL	NC,123456H	D4	56	34	12		
CALL	NZ,123456H	C4	56	34	12		
CALL	P,123456H	F4	56	34	12		
CALL	PE,123456H	EC	56	34	12		
CALL	PO,123456H	E4	56	34	12		
CALL	Z,123456H	CC	56	34	12		
JP	123456H	C3	56	34	12		
JP	C,123456H	DA	56	34	12		
JP	M,123456H	FA	56	34	12		
JP	NC,123456H	D2	56	34	12		
JP	NS,123456H	F2	56	34	12		
JP	NV,123456H	E2	56	34	12		
JP	NZ,123456H	C2	56	34	12		
JP	P,123456H	F2	56	34	12		
JP	PE,123456H	EΑ	56	34	12		
JP	PO,123456H	E2	56	34	12		
JP	S,123456H	FA	56	34	12		
JP	V,123456H	EΑ	56	34	12		
JP	Z,123456H	CA	56	34	12		
SUB	HL,(123456H)	ED	D6	56	34	12	
SUB	SP,123456H	ED	92	56	34	12	

Table E-2. Valid with DDIR IB. XM bit status does not affect the operation. Transfer size determined by LW bit. (Either with DDIR IB, DDIR IB,LW or DDIR IB,W)

Dit: (2	inition with BBitti	_,	,			,,	_
LD	(123456H),BC	ED	43	56	34	12	
LD	(123456H),DE	ED	53	56	34	12	
LD	(123456H),HL	22	56	34	12		
LD	(123456H),HL	ED	63	56	34	12	
LD	(123456H),IX	DD	22	56	34	12	
LD	(123456H),IY	FD	22	56	34	12	
LD	(123456H),SP	ED	73	56	34	12	
LD	(IX+1234H),BC	DD	СВ	34	12	0B	
LD	(IX+1234H),DE	DD	СВ	34	12	1B	
LD	(IX+1234H),HL	DD	СВ	34	12	3B	
LD	(IX+1234H),IY	DD	СВ	34	12	2B	
LD	(IY+1234H),BC	FD	СВ	34	12	0B	
LD	(IY+1234H),E	FD	73	34	12		
LD	(IY+1234H),HL	FD	СВ	34	12	3B	
LD	(IY+1234H),IX	FD	СВ	34	12	2B	
LD	(SP+1234H),BC	DD	СВ	34	12	09	
LD	(SP+1234H),DE	DD	СВ	34	12	19	
LD	(SP+1234H),HL	DD	СВ	34	12	39	
LD	(SP+1234H),IX	DD	СВ	34	12	29	
LD	(SP+1234H),IY	FD	СВ	34	12	29	
LD	BC,(123456H)	ED	4B	56	34	12	
LD	BC,(IX+1234H)	DD	СВ	34	12	03	
LD	BC,(IY+1234H)	FD	СВ	34	12	03	
LD	BC,(SP+1234H)	DD	СВ	34	12	01	
LD	DE,(123456H)	ED	5B	56	34	12	
LD	DE,(IX+1234H)	DD	СВ	34	12	13	
LD	DE,(IY+1234H)	FD	СВ	34	12	13	
LD	DE,(SP+1234H)	DD	СВ	34	12	11	
LD	HL,(123456H)	2A	56	34	12		
LD	HL,(123456H)	ED	6B	56	34	12	
LD	HL,(IX+1234H)	DD	СВ	34	12	33	
LD	HL,(IY+1234H)	FD	СВ	34	12	33	
LD	HL,(SP+1234H)	DD	СВ	34	12	31	
LD	IX,(123456H)	DD	2A	56	34	12	
LD	IX,(IY+1234H)	FD	СВ	34	12	23	
LD	IX,(SP+1234H)	DD	СВ	34	12	21	
LD	IY,(123456H)	FD	2A	56	34	12	
LD	IY,(IX+1234H)	DD	СВ	34	12	23	
LD	IY,(SP+1234H)	FD	СВ	34	12	21	
LD	SP,(123456H)	ED	7B	56	34	12	
LDW	(BC),123456H	ED	06	56	34	12	
LDW	(DE),123456H	ED	16	56	34	12	
LDW	(HL),123456H	ED	36	56	34	12	

ELCO SULL O IN LIVE

Table E-3. Valid with DDIR IB in Long Word mode.
XM bit status does not affect the operation. (Either
with DDIR IB,LW or DDIR IB with LW bit set.)

BC,123456H	01	56	34	12	
DE,123456H	11	56	34	12	
HL,123456H	21	56	34	12	
IX,123456H	DD	21	56	34	12
IY,123456H	FD	21	56	34	12
SP,123456H	31	56	34	12	
123456H	FD	F5	56	34	12
	DE,123456H HL,123456H IX,123456H IY,123456H SP,123456H	DE,123456H 11 HL,123456H 21 IX,123456H DD IY,123456H FD SP,123456H 31	DE,123456H 11 56 HL,123456H 21 56 IX,123456H DD 21 IY,123456H FD 21 SP,123456H 31 56	DE,123456H 11 56 34 HL,123456H 21 56 34 IX,123456H DD 21 56 IY,123456H FD 21 56 SP,123456H 31 56 34	DE,123456H       11       56       34       12         HL,123456H       21       56       34       12         IX,123456H       DD       21       56       34         IY,123456H       FD       21       56       34         SP,123456H       31       56       34       12

# Table E-4. Valid with DDIR IB. XM bit nor LW bit status do not affect the operation

ADC	A,(IX+1234H)	DD	8E	34	12	
ADC	A,(IY+1234H)	FD	8E	34	12	
<b>ADCW</b>	(IX+1234H)	DD	CE	34	12	
<b>ADCW</b>	(IY+1234H)	FD	CE	34	12	
<b>ADCW</b>	HL,(IX+1234H)	DD	CE	34	12	
<b>ADCW</b>	HL,(IY+1234H)	FD	CE	34	12	
ADD	A,(IX+1234H)	DD	86	34	12	
ADD	A,(IY+1234H)	FD	86	34	12	
ADDW	(IX+1234H)	DD	C6	34	12	
ADDW	(IY+1234H)	FD	C6	34	12	
ADDW	HL,(IX+1234H)	DD	C6	34	12	
ADDW	HL,(IY+1234H)	FD	C6	34	12	
AND	(IX+1234H)	DD	A6	34	12	
AND	(IY+1234H)	FD	A6	34	12	
AND	A,(IX+1234H)	DD	A6	34	12	
AND	A,(IY+1234H)	FD	A6	34	12	
ANDW	(IX+1234H)	DD	E6	34	12	
ANDW	(IY+1234H)	FD	E6	34	12	
ANDW	HL,(IX+1234H)	DD	E6	34	12	
ANDW	HL,(IY+1234H)	FD	E6	34	12	
BIT	0,(IX+1234H)	DD	CB	34	12	46
BIT	0,(IY+1234H)	FD	CB	34	12	46
BIT	1,(IX+1234H)	DD	CB	34	12	4E
BIT	1,(IY+1234H)	FD	СВ	34	12	4E
BIT	2,(IX+1234H)	DD	СВ	34	12	56
BIT	2,(IY+1234H)	FD	СВ	34	12	56
BIT	3,(IX+1234H)	DD	СВ	34	12	5E
BIT	3,(IY+1234H)	FD	СВ	34	12	5E
BIT	4,(IX+1234H)	DD	СВ	34	12	66
BIT	4,(IY+1234H)	FD	СВ	34	12	66
BIT	5,(IX+1234H)	DD	СВ	34	12	6E
BIT	5,(IY+1234H)	FD	СВ	34	12	6E
BIT	6,(IX+1234H)	DD	СВ	34	12	76
BIT	6,(IY+1234H)	FD	СВ	34	12	76
BIT	7,(IX+1234H)	DD	СВ	34	12	7E
BIT	7,(IY+1234H)	FD	СВ	34	12	7E
CP	(IX+1234H)	DD	BE	34	12	
CP	(IY+1234H)	FD	BE	34	12	
CP	A,(IX+1234H)	DD	BE	34	12	
CP	A,(IY+1234H)	FD	BE	34	12	
	, ,					

CPW	(IX+1234H)	DD	FE	34	12	
CPW	(IY+1234H)	FD	FE	34	12	
CPW	HL,(IX+1234H)	DD	FE	34	12	
CPW	HL,(IX+1234H)	FD	FE	34	12	
	, ,		35	34 34	12	
DEC	(IX+1234H)	DD				
DEC	(IY+1234H)	FD	35	34	12	Б.4
DIVUW	(IX+1234H)	DD	СВ	34	12	BA
DIVUW	(IY+1234H)	FD	СВ	34	12	BA
DIVUW	HL,(IX+1234H)	DD	СВ	34	12	BA
DIVUW	HL,(IY+1234H)	FD	СВ	34	12	BA
INA	A,(123456H)	ED	DB	34	12	
INAW	HL,(123456H)	FD	DB	34	12	
INC	(IX+1234H)	DD	34	12		
INC	(IY+1234H)	FD	34	12		
LD	(123456H),A	32	56	34	12	
LD	(IX+1234H),56H	DD	36	34	12	56
LD	(IX+1234H),A	DD	77	34	12	
LD	(IX+1234H),B	DD	70	34	12	
LD	(IX+1234H),C	DD	71	34	12	
LD	(IX+1234H),D	DD	72	34	12	
LD	(IX+1234H),E	DD	73	34	12	
LD	(IX+1234H),H	DD	74	34	12	
LD	(IX+1234H),L	DD	75	34	12	
LD	(IX+1234H),56H	FD	36	34	12	56
LD	(IY+1234H),A	FD	77	34	12	30
LD	(IY+1234H),B	FD	70	34	12	
LD	(IY+1234H),C	FD	71	34	12	
LD	• •	FD	71	34	12	
LD	(IY+1234H),D		CB	34 34		1 D
	(IY+1234H),DE	FD			12	1B
LD	(IY+1234H),H	FD	74 75	34	12	
LD	(IY+1234H),L	FD	75 24	34	12	
LD	A,(1234H)	3A	34	34	12	
LD	A,(IX+1234H)	DD	7E	34	12	
LD	A,(IY+1234H)	FD	7E	34	12	
LD	B,(IX+1234H)	DD	46	34	12	
LD	B,(IY+1234H)	FD	46	34	12	
LD	C,(IX+1234H)	DD	4E	34	12	
LD	C,(IY+1234H)	FD	4E	34	12	
LD	D,(IX+1234H)	DD	56	34	12	
LD	D,(IY+1234H)	FD	56	34	12	
LD	E,(IX+1234H)	DD	5E	34	12	
LD	E,(IY+1234H)	FD	5E	34	12	
LD	H,(IX+1234H)	DD	66	34	12	
LD	H,(IY+1234H)	FD	66	34	12	
LD	L,(IX+1234H)	DD	6E	34	12	
LD	L,(IY+1234H)	FD	6E	34	12	
MULTUW	' (IX+1234H)	DD	СВ	34	12	9A
	(IY+1234H)	FD	СВ	34	12	9A
	'HL,(IX+1234H)	DD	СВ	34	12	9A
	'HL,(IY+1234H)	FD	СВ	34	12	9A
MULTW	(IX+1234H)	DD	СВ	34	12	92
MULTW	(IX+1234H)	FD	СВ	34	12	92
MULTW	HL,(IX+1234H)	DD	СВ	34	12	92
MULTW	HL,(IX+1234H)	FD	СВ	34	12	92
OR	(IX+1234H)	DD	B6	34	12	12
<u></u>	(1/1 1/20411)	טט	טט	J <del> T</del>	14	

OR (IY+1234H) FD B6 34 12 OR A,(IX+1234H) DD B6 34 12 OR A,(IY+1234H) FD B6 34 12 ORW (IX+1234H) DD F6 34 12 ORW (IX+1234H) DD F6 34 12 ORW HL,(IX+1234H) DD F6 34 12 ORW HL,(IY+1234H) FD F6 34 12 ORW HL,(IY+1234H) FD F6 34 12 OUTA (123456H),AL ED D3 56 34 12 OUTAW (123456H),BL FD D3 56 34 12 RES O,(IX+1234H) DD CB 34 12 86 RES O,(IY+1234H) FD CB 34 12 86 RES O,(IY+1234H) FD CB 34 12 86 RES 1,(IX+1234H) DD CB 34 12 86 RES 1,(IX+1234H) DD CB 34 12 86 RES 2,(IX+1234H) DD CB 34 12 96 RES 3,(IX+1234H) DD CB 34 12 96 RES 4,(IX+1234H) DD CB 34 12 9E RES 4,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 BE RES 6,(IX+1234H) DD CB 34 12 BE RES 7,(IX+1234H) DD CB 34 12 D6 RLC (IX+1234H) FD CB 34 12 D6 RLC (IX+1234H) FD CB 34 12 D6 RLC (IX+1234H) FD CB 34 12 D6 RLCW (IX+1234H) FD CB 34 12 D6 RRCW (IX+1234H) FD							
OR	OR	(IY+1234H)	FD	B6	34	12	
OR         A, (IY+1234H)         FD         B6         34         12           ORW         (IX+1234H)         DD         F6         34         12           ORW         (IY+1234H)         FD         F6         34         12           ORW         HL,(IY+1234H)         FD         F6         34         12           ORW         HL,(IY+1234H)         FD         F6         34         12           OUTA         (123456H),HL         FD         D3         56         34         12           RES         O,(IX+1234H)         DD         CB         34         12         86           RES         O,(IY+1234H)         FD         CB         34         12         86           RES         1,(IX+1234H)         FD         CB         34         12         86           RES         1,(IX+1234H)         FD         CB         34         12         86           RES         1,(IX+1234H)         FD         CB         34         12         96           RES         3,(IX+1234H)         FD         CB         34         12         96           RES         4,(IX+1234H)         FD         CB							
ORW         (IX+1234H)         DD         F6         34         12           ORW         (IY+1234H)         FD         F6         34         12           ORW         HL,(IX+1234H)         DD         F6         34         12           ORW         HL,(IY+1234H)         FD         F6         34         12           OUTA         (123456H),AI         ED         D3         56         34         12           RES         0,(IX+1234H)         DD         CB         34         12         86           RES         0,(IY+1234H)         FD         CB         34         12         86           RES         1,(IY+1234H)         FD         CB         34         12         86           RES         1,(IY+1234H)         FD         CB         34         12         86           RES         1,(IY+1234H)         FD         CB         34         12         96           RES         3,(IY+1234H)         FD         CB         34         12         96           RES         4,(IX+1234H)         FD         CB         34         12         96           RES         5,(IX+1234H)         FD							
ORW         (IY+1234H)         FD         F6         34         12           ORW         HL,(IX+1234H)         DD         F6         34         12           ORW         HL,(IY+1234H)         FD         F6         34         12           OUTAW         (123456H),A         ED         D3         56         34         12           RES         0,(IX+1234H)         FD         CB         34         12         86           RES         0,(IY+1234H)         FD         CB         34         12         86           RES         0,(IY+1234H)         FD         CB         34         12         86           RES         1,(IX+1234H)         DD         CB         34         12         86           RES         2,(IY+1234H)         FD         CB         34         12         96           RES         3,(IY+1234H)         FD         CB         34         12         96           RES         3,(IY+1234H)         FD         CB         34         12         96           RES         3,(IY+1234H)         FD         CB         34         12         A6           RES         5,(IY+1234H)							
ORW         HL,(IX+1234H)         DD         F6         34         12           ORW         HL,(IY+1234H)         FD         F6         34         12           OUTAW         (123456H),AL         FD         D3         56         34         12           RES         0,(IX+1234H)         FD         CB         34         12         86           RES         0,(IX+1234H)         FD         CB         34         12         86           RES         0,(IX+1234H)         FD         CB         34         12         86           RES         1,(IX+1234H)         FD         CB         34         12         86           RES         1,(IY+1234H)         FD         CB         34         12         96           RES         2,(IX+1234H)         FD         CB         34         12         96           RES         3,(IX+1234H)         FD         CB         34         12         96           RES         3,(IX+1234H)         FD         CB         34         12         96           RES         3,(IX+1234H)         FD         CB         34         12         A6           RES <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td></t<>							
ORW HL,(IY+1234H) FD F6 34 12 OUTA (123456H),AL ED D3 56 34 12 RES 0,(IX+1234H) DD CB 34 12 86 RES 0,(IY+1234H) FD CB 34 12 86 RES 1,(IX+1234H) DD CB 34 12 8E RES 1,(IY+1234H) FD CB 34 12 8E RES 2,(IX+1234H) DD CB 34 12 96 RES 3,(IX+1234H) DD CB 34 12 96 RES 4,(IX+1234H) DD CB 34 12 96 RES 5,(IX+1234H) DD CB 34 12 86 RES 6,(IX+1234H) DD CB 34 12 86 RES 6,(IX+1234H) DD CB 34 12 A6 RES 6,(IX+1234H) DD CB 34 12 A6 RES 6,(IX+1234H) DD CB 34 12 A6 RES 7,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RES (IX+1234H) DD CB 34 12 B6 REC (IX+1234H) DD CB 34 12 B6 REC (IX+1234H) DD CB 34 12 B6 REC (IX+1234H) DD CB 34 12 B6 REC (IX+1234H) DD CB 34 12 B6 REC (IX+1234H) DD CB 34 12 16 RLC (IX+1234H) DD CB 34 12 16 RLC (IX+1234H) DD CB 34 12 16 RLC (IX+1234H) DD CB 34 12 06 RLCW (IX+1234H) DD CB 34 12 06 RLCW (IX+1234H) DD CB 34 12 06 RLCW (IX+1234H) DD CB 34 12 06 RLCW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RRCW (IX+1234H) DD CB 34 12 12 RRCW (IX+1234H) DD CB 34 12 06 RRC (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD							
OUTA (123456H),A							
OUTAW (123456H),HL RES O,(IX+1234H) DD CB 34 12 86 RES O,(IX+1234H) FD CB 34 12 86 RES O,(IX+1234H) FD CB 34 12 86 RES 1,(IX+1234H) FD CB 34 12 8E RES 1,(IX+1234H) FD CB 34 12 8E RES 2,(IX+1234H) FD CB 34 12 96 RES 2,(IX+1234H) FD CB 34 12 96 RES 3,(IX+1234H) FD CB 34 12 96 RES 3,(IX+1234H) FD CB 34 12 96 RES 3,(IX+1234H) FD CB 34 12 96 RES 4,(IX+1234H) FD CB 34 12 96 RES 4,(IX+1234H) FD CB 34 12 A6 RES 5,(IX+1234H) FD CB 34 12 A6 RES 5,(IX+1234H) FD CB 34 12 A6 RES 6,(IX+1234H) FD CB 34 12 A6 RES 6,(IX+1234H) FD CB 34 12 B6 RES 6,(IX+1234H) FD CB 34 12 B6 RES 7,(IX+1234H) FD CB 34 12 B6 RL (IX+1234H) FD CB 34 12 D6 RLC (IX+1234H) FD CB 34 12 D6 RLC (IX+1234H) FD CB 34 12 D6 RLC (IX+1234H) FD CB 34 12 D6 RLC (IX+1234H) FD CB 34 12 D6 RLC (IX+1234H) FD CB 34 12 D6 RRC (IX							12
RES 0,(IX+1234H) DD CB 34 12 86 RES 0,(IY+1234H) FD CB 34 12 86 RES 1,(IX+1234H) FD CB 34 12 8E RES 1,(IY+1234H) FD CB 34 12 96 RES 2,(IX+1234H) DD CB 34 12 96 RES 2,(IX+1234H) DD CB 34 12 96 RES 3,(IX+1234H) DD CB 34 12 96 RES 3,(IX+1234H) DD CB 34 12 96 RES 3,(IX+1234H) DD CB 34 12 96 RES 4,(IX+1234H) DD CB 34 12 A6 RES 4,(IY+1234H) FD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 A6 RES 6,(IX+1234H) DD CB 34 12 A6 RES 7,(IX+1234H) DD CB 34 12 B6 RES 6,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RES (IX+1234H) DD CB 34 12 B6 RES (IX+1234H) DD CB 34 12 B6 RES (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 D6 RLCW (IX+1234H) DD CB 34 12 D6 RLCW (IX+1234H) DD CB 34 12 D6 RLCW (IX+1234H) DD CB 34 12 D6 RLCW (IX+1234H) DD CB 34 12 D6 RLCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 C6 RRCW (IX+1234H) DD CB 34 12 C6 RRCW (IX+1234H) DD CB 34 12 C6 RRCW (IX+1234H) DD CB 34 12 C6 RRCW (IX+1234H) DD CB 34 12 C6 RRCW (IX+1234H) DD CB 34 12 C6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB							
RES							
RES 1,(IX+1234H) DD CB 34 12 8E RES 2,(IX+1234H) DD CB 34 12 96 RES 2,(IY+1234H) DD CB 34 12 96 RES 3,(IX+1234H) DD CB 34 12 96 RES 3,(IX+1234H) DD CB 34 12 9E RES 3,(IX+1234H) DD CB 34 12 9E RES 4,(IX+1234H) DD CB 34 12 A6 RES 4,(IX+1234H) DD CB 34 12 A6 RES 4,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 B6 RES 6,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RL (IX+1234H) DD CB 34 12 B6 RL (IX+1234H) DD CB 34 12 B6 RL (IX+1234H) DD CB 34 12 16 RLC (IX+1234H) DD CB 34 12 16 RLC (IX+1234H) DD CB 34 12 06 RLCW (IX+1234H) DD CB 34 12 06 RLCW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RRRCW (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRRC (IX+1234H) DD CB 34 12 12 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 12 RRCW (IX+1234H) DD CB 34 12 06 RCC (IX+1234H) DD CB 34 12 06 RCC (IX+1234H) DD CB 34 12 06 RCC (IX+1234H) DD CB 34 12 06							
RES 1,(IY+1234H) FD CB 34 12 8E RES 2,(IX+1234H) DD CB 34 12 96 RES 3,(IX+1234H) DD CB 34 12 96 RES 3,(IX+1234H) DD CB 34 12 9E RES 3,(IY+1234H) FD CB 34 12 9E RES 4,(IX+1234H) DD CB 34 12 A6 RES 4,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 B6 RES 6,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RES (IX+1234H) DD CB 34 12 B6 REC (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 B6 RLC (IX+1234H) DD CB 34 12 16 RLC (IX+1234H) DD CB 34 12 06 RLCW (IX+1234H) DD CB 34 12 06 RLCW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RRCW (IX+1234H) DD CB 34 12 12 RR (IX+1234H) DD CB 34 12 02 RRCW (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 R							
RES 2,(IX+1234H) DD CB 34 12 96 RES 2,(IY+1234H) FD CB 34 12 96 RES 3,(IX+1234H) DD CB 34 12 9E RES 3,(IY+1234H) DD CB 34 12 9E RES 4,(IX+1234H) DD CB 34 12 A6 RES 4,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 B6 RES 6,(IX+1234H) DD CB 34 12 B6 RES 6,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RES (IX+1234H) DD CB 34 12 B6 RES (IX+1234H) DD CB 34 12 B6 REC (IX+1234H) DD CB 34 12 16 RLC (IX+1234H) DD CB 34 12 16 RLC (IX+1234H) DD CB 34 12 06 RLC (IX+1234H) DD CB 34 12 06 RLC (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRC							
RES 2,(IY+1234H) FD CB 34 12 96 RES 3,(IX+1234H) DD CB 34 12 9E RES 4,(IX+1234H) DD CB 34 12 A6 RES 4,(IY+1234H) FD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 A6 RES 6,(IX+1234H) DD CB 34 12 B6 RES 6,(IX+1234H) DD CB 34 12 B6 RES 6,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 B6 RES (IX+1234H) DD CB 34 12 B6 RL (IX+1234H) DD CB 34 12 D6 RLC (IX+1234H) DD CB 34 12 D6 RLCW (IX+1234H) DD CB 34 12 D6 RLCW (IX+1234H) DD CB 34 12 D6 RLW (IX+1234H) DD CB 34 12 D6 RLW (IX+1234H) DD CB 34 12 D6 RRC (IX+1234H) DD CB 34 12 D6 RRC (IX+1234H) DD CB 34 12 D6 RRC (IX+1234H) DD CB 34 12 D6 RRC (IX+1234H) DD CB 34 12 D6 RRC (IX+1234H) DD CB 34 12 D6 RRC (IX+1234H) DD CB 34 12 D6 RRC (IX+1234H) DD CB 34 12 D6 RRC (IX+1234H) DD CB 34 12 D6 RRC (IX+1234H) DD CB 34 12 D6 RRC (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 D6 RRCW (IX+1234H) DD CB 34 12 C6 SET 0,(IX+1234H) DD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 C6 SET 2,(IX+1234H) DD CB 34 12 C6 SET 3,(IX+1234H) DD CB 34 12 C6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6							
RES 3,(IX+1234H) DD CB 34 12 9E RES 3,(IY+1234H) FD CB 34 12 9E RES 4,(IX+1234H) DD CB 34 12 A6 RES 4,(IY+1234H) FD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 AE RES 5,(IX+1234H) DD CB 34 12 AE RES 6,(IX+1234H) DD CB 34 12 BE RES 6,(IX+1234H) DD CB 34 12 BE RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IY+1234H) FD CB 34 12 BE RL (IX+1234H) DD CB 34 12 16 RL (IY+1234H) FD CB 34 12 06 RLC (IX+1234H) DD CB 34 12 06 RLC (IX+1234H) DD CB 34 12 02 RLCW (IX+1234H) DD CB 34 12 02 RLCW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IX+1234H) FD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IX+1234H) FD CB 34 12 12 RRC (IX+1234H) FD CB 34 12 12 RRC (IX+1234H) FD CB 34 12 12 RRC (IX+1234H) FD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 0A RRWW (IX+1234H) FD CB 34 12 0A RRWW (IX+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD CB 34 12 1A SBC A,(IX+1234H) FD CB 34 12 C6 SET 0,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 DE SET 2,(IX+1234H) FD CB 34 12 DE SET 2,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE							
RES 3,(IY+1234H) FD CB 34 12 9E RES 4,(IX+1234H) DD CB 34 12 A6 RES 4,(IY+1234H) FD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 AE RES 5,(IX+1234H) DD CB 34 12 AE RES 6,(IX+1234H) DD CB 34 12 B6 RES 6,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IX+1234H) DD CB 34 12 BE RES (IX+1234H) DD CB 34 12 B6 RL (IX+1234H) DD CB 34 12 16 RL (IX+1234H) DD CB 34 12 06 RLC (IX+1234H) DD CB 34 12 06 RLC (IX+1234H) DD CB 34 12 02 RLCW (IX+1234H) DD CB 34 12 02 RLCW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 16 RRC (IX+1234H) DD CB 34 12 16 RRC (IX+1234H) DD CB 34 12 16 RRC (IX+1234H) DD CB 34 12 16 RRCW (IX+1234H) DD CB 34 12 16 RRCW (IX+1234H) DD CB 34 12 16 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 0A RRWW (IX+1234H) DD CB 34 12 0A RRWW (IX+1234H) DD CB 34 12 0A RRWW (IX+1234H) DD CB 34 12 DA RRWW (I							
RES 4,(IX+1234H) DD CB 34 12 A6 RES 4,(IY+1234H) FD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 AE RES 5,(IX+1234H) FD CB 34 12 AE RES 6,(IX+1234H) DD CB 34 12 B6 RES 6,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IX+1234H) DD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 16 RL (IX+1234H) DD CB 34 12 16 RL (IX+1234H) DD CB 34 12 06 RLC (IX+1234H) DD CB 34 12 06 RLC (IX+1234H) DD CB 34 12 02 RLCW (IX+1234H) DD CB 34 12 02 RLCW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 12 RRC (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 06 RRCW (IX+1234H) DD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 DA RRW (IX+1234H) DD CB 34 12 DA RRW (IX+1234H) DD CB 34 12 CB SET 0,(IX+1234H) DD CB 34 12 CB SET 1,(IX+1234H) DD CB 34 12 CB SET 1,(IX+1234H) DD CB 34 12 CB SET 1,(IX+1234H) DD CB 34 12 D6 SET 2,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6							
RES 4,(IY+1234H) FD CB 34 12 A6 RES 5,(IX+1234H) DD CB 34 12 AE RES 5,(IY+1234H) FD CB 34 12 AE RES 6,(IX+1234H) DD CB 34 12 B6 RES 6,(IY+1234H) FD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IY+1234H) FD CB 34 12 BE RES 7,(IY+1234H) FD CB 34 12 BE RES 7,(IY+1234H) FD CB 34 12 BE RES (IX+1234H) DD CB 34 12 BE RL (IX+1234H) DD CB 34 12 16 RL (IY+1234H) FD CB 34 12 06 RLC (IY+1234H) FD CB 34 12 06 RLC (IY+1234H) FD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IX+1234H) FD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IX+1234H) FD CB 34 12 06 RRC (IX+1234H) FD CB 34 12 06 RRC (IX+1234H) FD CB 34 12 12 RRC (IX+1234H) FD CB 34 12 12 RRC (IX+1234H) FD CB 34 12 12 RRC (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 C6 SET 0,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 C6 SET 2,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 D6							
RES 5,(IX+1234H) DD CB 34 12 AE RES 5,(IY+1234H) FD CB 34 12 AE RES 6,(IX+1234H) DD CB 34 12 B6 RES 6,(IY+1234H) FD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IY+1234H) FD CB 34 12 BE RES 7,(IY+1234H) FD CB 34 12 BE RL (IX+1234H) DD CB 34 12 16 RL (IY+1234H) FD CB 34 12 16 RLC (IX+1234H) DD CB 34 12 06 RLC (IY+1234H) FD CB 34 12 06 RLC (IY+1234H) FD CB 34 12 02 RLCW (IX+1234H) DD CB 34 12 02 RLCW (IY+1234H) FD CB 34 12 12 RLW (IX+1234H) DD CB 34 12 12 RR (IY+1234H) FD CB 34 12 12 RR (IY+1234H) FD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IY+1234H) FD CB 34 12 12 RR (IY+1234H) FD CB 34 12 12 RR (IY+1234H) FD CB 34 12 06 RRC (IX+1234H) DD CB 34 12 16 RRC (IX+1234H) DD CB 34 12 16 RRC (IX+1234H) DD CB 34 12 16 RRC (IY+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 C6 SET 0,(IX+1234H) FD CB 34 12 SBCW (IX+1234H) FD CB 34 12 SBCW (IX+1234H) FD CB 34 12 SET 0,(IX+1234H) FD CB 34 12 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 C6 SET 2,(IX+1234H) FD CB 34 12 C6 SET 2,(IX+1234H) FD CB 34 12 C6 SET 2,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 D6							
RES 5,(IY+1234H) FD CB 34 12 AE RES 6,(IX+1234H) DD CB 34 12 B6 RES 6,(IY+1234H) FD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IY+1234H) FD CB 34 12 BE RES 7,(IY+1234H) FD CB 34 12 16 RL (IX+1234H) DD CB 34 12 16 RL (IY+1234H) FD CB 34 12 16 RLC (IX+1234H) FD CB 34 12 06 RLC (IY+1234H) FD CB 34 12 06 RLC (IY+1234H) FD CB 34 12 02 RLCW (IX+1234H) FD CB 34 12 02 RLCW (IY+1234H) FD CB 34 12 12 RLW (IY+1234H) FD CB 34 12 12 RRW (IY+1234H) FD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) FD CB 34 12 12 RRC (IX+1234H) FD CB 34 12 12 RRC (IX+1234H) FD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) FD CB 34 12 0A RRCW (IX+1234H) FD CB 34 12 0A RRCW (IX+1234H) FD CB 34 12 1A RRCW (IX+1234H) FD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 SBC A,(IX+1234H) FD CB 34 12 SBC A,(IX+1234H) FD CB 34 12 SBC A,(IX+1234H) FD CB 34 12 C6 SET 0,(IX+1234H) FD DE 34 12 SBC A,(IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD CB 34 12 SET 0,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 D6 SET 2,(IX+1234H) FD CB 34 12 D6 SET 2,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 D6							
RES 6,(IX+1234H) DD CB 34 12 B6 RES 6,(IY+1234H) FD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IY+1234H) FD CB 34 12 BE RL (IX+1234H) DD CB 34 12 16 RL (IY+1234H) FD CB 34 12 16 RL (IY+1234H) FD CB 34 12 06 RLC (IX+1234H) FD CB 34 12 06 RLC (IY+1234H) FD CB 34 12 02 RLCW (IX+1234H) FD CB 34 12 02 RLCW (IY+1234H) FD CB 34 12 02 RLW (IX+1234H) FD CB 34 12 12 RLW (IY+1234H) FD CB 34 12 12 RRW (IY+1234H) FD CB 34 12 12 RRR (IX+1234H) FD CB 34 12 12 RRR (IX+1234H) FD CB 34 12 12 RRC (IY+1234H) FD CB 34 12 12 RRC (IY+1234H) FD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) FD CB 34 12 0E RRCW (IX+1234H) FD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 SBC A,(IX+1234H) FD CB 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD CB 34 12 SBCW (IX+1234H) FD CB 34 12 SBCW (IX+1234H) FD CB 34 12 SBC T 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 D6 SET 2,(IX+1234H) FD CB 34 12 D6 SET 2,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 D6		5,(IX+1234H)					
RES 6,(IY+1234H) FD CB 34 12 B6 RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IY+1234H) FD CB 34 12 BE RL (IX+1234H) DD CB 34 12 16 RL (IY+1234H) FD CB 34 12 16 RL (IY+1234H) FD CB 34 12 06 RLC (IX+1234H) DD CB 34 12 06 RLC (IY+1234H) FD CB 34 12 02 RLCW (IX+1234H) FD CB 34 12 02 RLCW (IX+1234H) FD CB 34 12 12 RLW (IX+1234H) FD CB 34 12 12 RLW (IX+1234H) FD CB 34 12 12 RR (IX+1234H) FD CB 34 12 12 RR (IX+1234H) FD CB 34 12 12 RR (IX+1234H) FD CB 34 12 12 RRC (IX+1234H) FD CB 34 12 16 RRC (IX+1234H) FD CB 34 12 16 RRC (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 1A RRW (IX+1234H) FD CB 34 12 1A RRW (IX+1234H) FD CB 34 12 1A SBC A,(IX+1234H) FD CB 34 12 1A SBC A,(IX+1234H) FD CB 34 12 1A SBC A,(IX+1234H) FD CB 34 12 C6 SET 0,(IX+1234H) FD CB 34 12 C6 SET 0,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 C6 SET 2,(IX+1234H) FD CB 34 12 C6 SET 2,(IX+1234H) FD CB 34 12 C6 SET 2,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 D6							
RES 7,(IX+1234H) DD CB 34 12 BE RES 7,(IY+1234H) FD CB 34 12 16 RL (IX+1234H) FD CB 34 12 16 RL (IY+1234H) FD CB 34 12 16 RL (IY+1234H) FD CB 34 12 06 RLC (IX+1234H) FD CB 34 12 06 RLCW (IX+1234H) FD CB 34 12 02 RLCW (IX+1234H) FD CB 34 12 02 RLW (IX+1234H) FD CB 34 12 12 RLW (IX+1234H) FD CB 34 12 12 RLW (IX+1234H) FD CB 34 12 12 RR (IX+1234H) FD CB 34 12 12 RR (IX+1234H) FD CB 34 12 12 RR (IX+1234H) FD CB 34 12 12 RR (IX+1234H) FD CB 34 12 12 RR (IX+1234H) FD CB 34 12 06 RRCC (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 06 RRCW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 1A RRW (IX+1234H) FD CB 34 12 1A RRW (IX+1234H) FD CB 34 12 1A RRW (IX+1234H) FD CB 34 12 SBC A,(IX+1234H) FD CB 34 12 SBCW (IX+1234H) FD CB 34 12 C6 SET 0,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE S							
RES 7, (IY+1234H) FD CB 34 12 BE RL (IX+1234H) DD CB 34 12 16 RL (IY+1234H) FD CB 34 12 16 RLC (IX+1234H) DD CB 34 12 06 RLC (IY+1234H) FD CB 34 12 02 RLCW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 12 RLW (IY+1234H) FD CB 34 12 12 RLW (IY+1234H) FD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IX+1234H) DD CB 34 12 12 RR (IX+1234H) DD CB 34 12 DE RRC (IX+1234H) DD CB 34 12 DE RRC (IX+1234H) FD CB 34 12 DE RRCW (IX+1234H) FD CB 34 12 DE RRCW (IX+1234H) FD CB 34 12 DE RRCW (IX+1234H) DD CB 34 12 DE RRCW (IX+1234H) FD CB 34 12 DA RRW (IX+1234H) FD CB 34 12 DA RRW (IX+1234H) FD CB 34 12 DA RRW (IX+1234H) FD CB 34 12 DE SET 0,(IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD CB 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD CB 34 12 C6 SET 0,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H)							
RL (IX+1234H) DD CB 34 12 16 RL (IY+1234H) FD CB 34 12 06 RLC (IX+1234H) FD CB 34 12 06 RLC (IY+1234H) DD CB 34 12 06 RLCW (IX+1234H) DD CB 34 12 02 RLCW (IX+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 12 RLW (IX+1234H) DD CB 34 12 12 RRW (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 1E RRC (IX+1234H) DD CB 34 12 1E RRC (IX+1234H) DD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0A RRCW (IX+1234H) DD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 SBC A,(IX+1234H) DD CB 34 12 SBC A,(IX+1234H) DD CB 34 12 SBC A,(IX+1234H) DD CB 34 12 SBCW (IX+1234H) DD CB 34 12 SBC T O,(IX+1234H) DD CB 34 12 SBC T O,(IX+1234H) DD CB 34 12 SBC T O,(IX+1234H) DD CB 34 12 SBC SET O,(IX+1234H) DD CB 34 12 SET O,(IX+1234H) DD CB 34 12 SET O,(IX+1234H) DD CB 34 12 SET O,(IX+1234H) DD CB 34 12 SET T D,(IX+1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H) DD CB 34 12 SET T D, IX-1234H ST D, CB 34 12 SET T D, IX-1234H ST D, CB 34 12 SET T D, IX-1234H ST D, CB 34 12 SET T D,							
RL (IY+1234H) FD CB 34 12 06 RLC (IX+1234H) DD CB 34 12 06 RLC (IY+1234H) DD CB 34 12 02 RLCW (IX+1234H) DD CB 34 12 02 RLCW (IY+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 12 RLW (IY+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 1E RRC (IX+1234H) DD CB 34 12 1E RRC (IX+1234H) DD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0A RRCW (IX+1234H) DD CB 34 12 0A RRWW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD CB 34 12 SBC A,(IX+1234H) DD DE 34 12 SBCW (IX+1234H) DD CB 34 12 SBCW (IX+1234H) DD CB 34 12 SBCW (IX+1234H) DD CB 34 12 SBCW (IX+1234H) DD CB 34 12 SBCW (IX+1234H) DD CB 34 12 SBCW (IX+1234H) DD CB 34 12 SET 0,(IX+1234H) DD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 C6 SET 2,(IX+1234H) DD CB 34 12 C6 SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE							
RLC (IX+1234H) DD CB 34 12 06 RLC (IY+1234H) FD CB 34 12 02 RLCW (IX+1234H) DD CB 34 12 02 RLCW (IY+1234H) DD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 12 RLW (IY+1234H) FD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 1E RRR (IY+1234H) FD CB 34 12 1E RRC (IX+1234H) DD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0A RRCW (IX+1234H) DD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD GB 34 12 SBC A,(IY+1234H) FD CB 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IX+1234H) DD CB 34 12 SBCW (IX+1234H) DD CB 34 12 SBCW (IX+1234H) DD CB 34 12 SBCW (IX+1234H) DD CB 34 12 SET 0,(IX+1234H) DD CB 34 12 SET 1,(IX+1234H) DD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 2,(IX+1234H) DD CB 34 12 CE SET 2,(IX+1234H) DD CB 34 12 DE SET 2,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE			DD				16
RLC (IY+1234H) FD CB 34 12 06 RLCW (IX+1234H) DD CB 34 12 02 RLCW (IY+1234H) FD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 12 RLW (IY+1234H) FD CB 34 12 12 RR (IX+1234H) DD CB 34 12 1E RR (IY+1234H) FD CB 34 12 1E RRC (IX+1234H) DD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD GB 34 12 SBC A,(IX+1234H) FD CB 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD CB 34 12 SET 0,(IX+1234H) FD CB 34 12 SET 1,(IX+1234H) FD CB 34 12 SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE			FD				
RLCW (IX+1234H) DD CB 34 12 02 RLCW (IY+1234H) FD CB 34 12 02 RLW (IX+1234H) DD CB 34 12 12 RLW (IY+1234H) FD CB 34 12 12 RRR (IX+1234H) DD CB 34 12 1E RR (IY+1234H) FD CB 34 12 1E RRC (IX+1234H) DD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0A RRCW (IX+1234H) DD CB 34 12 0A RRCW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 1A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 SBC A,(IX+1234H) DD 9E 34 12 SBC A,(IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IX+1234H) DD CB 34 12 SET 0,(IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD CB 34 12 SET 1,(IX+1234H) DD CB 34 12 SET 1,(IX+1234H) FD CB 34 12 SET 2,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 DE SET 2,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE			DD				06
RLCW (IY+1234H) FD CB 34 12 12 RLW (IX+1234H) FD CB 34 12 12 RLW (IY+1234H) FD CB 34 12 12 RR (IX+1234H) FD CB 34 12 1E RR (IY+1234H) FD CB 34 12 1E RRC (IX+1234H) FD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) FD CB 34 12 0A RRCW (IX+1234H) FD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) FD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) FD CB 34 12 SBC A,(IX+1234H) FD CB 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD CB 34 12 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE	RLC	(IY+1234H)	FD	СВ	34	12	06
RLW (IX+1234H) DD CB 34 12 12 RLW (IY+1234H) FD CB 34 12 12 RR (IX+1234H) DD CB 34 12 1E RR (IY+1234H) FD CB 34 12 1E RRC (IX+1234H) DD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0A RRCW (IX+1234H) FD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) FD CB 34 12 SBC A,(IX+1234H) DD 9E 34 12 SBC A,(IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD CB 34 12 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 D6 SET 2,(IY+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE	RLCW	(IX+1234H)	DD	СВ	34	12	02
RLW (IY+1234H) FD CB 34 12 1E RR (IX+1234H) DD CB 34 12 1E RR (IY+1234H) FD CB 34 12 1E RRC (IX+1234H) DD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) FD CB 34 12 SBC A,(IX+1234H) DD PE 34 12 SBCW (IX+1234H) FD PE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD CB 34 12 SET 0,(IX+1234H) FD CB 34 12 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 D6 SET 2,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE	RLCW	(IY+1234H)	FD	СВ	34	12	02
RR (IX+1234H) DD CB 34 12 1E RR (IY+1234H) FD CB 34 12 0E RRC (IX+1234H) FD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0A RRCW (IX+1234H) FD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IX+1234H) DD CB 34 12 1A SBC A,(IX+1234H) FD CB 34 12 SBC A,(IX+1234H) FD PE 34 12 SBCW (IX+1234H) FD PE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD CB 34 12 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE	RLW	(IX+1234H)	DD	СВ	34	12	12
RR (IY+1234H) FD CB 34 12 1E RRC (IX+1234H) DD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD 9E 34 12 SBC A,(IY+1234H) FD 9E 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE	RLW	(IY+1234H)	FD	СВ	34	12	12
RRC (IX+1234H) DD CB 34 12 0E RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD 9E 34 12 SBC A,(IX+1234H) DD DE 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IY+1234H) FD DE 34 12 SET 0,(IX+1234H) DD CB 34 12 SET 0,(IX+1234H) DD CB 34 12 SET 1,(IX+1234H) DD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 2,(IX+1234H) DD CB 34 12 CE SET 2,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) DD CB 34 12 DE	RR	(IX+1234H)	DD	CB	34	12	1E
RRC (IY+1234H) FD CB 34 12 0E RRCW (IX+1234H) DD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD 9E 34 12 SBC A,(IY+1234H) FD 9E 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IY+1234H) DD DE 34 12 SBCW (IY+1234H) FD DE 34 12 SET 0,(IX+1234H) FD DE 34 12 SET 0,(IX+1234H) FD CB 34 12 C6 SET 0,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 1,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE	RR	(IY+1234H)	FD	СВ	34	12	1E
RRCW (IX+1234H) DD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD 9E 34 12 SBC A,(IX+1234H) DD DE 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IY+1234H) FD DE 34 12 SET 0,(IX+1234H) FD DE 34 12 SET 0,(IX+1234H) DD CB 34 12 C6 SET 0,(IY+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 2,(IX+1234H) DD CB 34 12 CE SET 2,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE	RRC	(IX+1234H)	DD	СВ	34	12	0E
RRCW (IX+1234H) DD CB 34 12 0A RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD 9E 34 12 SBC A,(IX+1234H) DD DE 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IY+1234H) FD DE 34 12 SET 0,(IX+1234H) FD DE 34 12 SET 0,(IX+1234H) DD CB 34 12 C6 SET 0,(IY+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 2,(IX+1234H) DD CB 34 12 CE SET 2,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE	RRC	(IY+1234H)	FD	СВ	34	12	0E
RRCW (IY+1234H) FD CB 34 12 0A RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD 9E 34 12 SBC A,(IY+1234H) FD 9E 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IY+1234H) FD DE 34 12 SET 0,(IX+1234H) DD CB 34 12 SET 0,(IX+1234H) DD CB 34 12 C6 SET 0,(IY+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 D6 SET 2,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) DD CB 34 12 DE							
RRW (IX+1234H) DD CB 34 12 1A RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD 9E 34 12 SBC A,(IY+1234H) FD 9E 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IY+1234H) FD DE 34 12 SET 0,(IX+1234H) DD CB 34 12 SET 0,(IX+1234H) DD CB 34 12 C6 SET 1,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 2,(IX+1234H) FD CB 34 12 CE SET 2,(IX+1234H) DD CB 34 12 D6 SET 2,(IX+1234H) DD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) DD CB 34 12 DE SET 4,(IX+1234H) DD CB 34 12 DE						12	
RRW (IY+1234H) FD CB 34 12 1A SBC A,(IX+1234H) DD 9E 34 12 SBC A,(IY+1234H) FD 9E 34 12 SBCW (IX+1234H) DD DE 34 12 SBCW (IY+1234H) FD DE 34 12 SET 0,(IX+1234H) DD CB 34 12 C6 SET 0,(IX+1234H) FD CB 34 12 C6 SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IX+1234H) DD CB 34 12 CE SET 1,(IY+1234H) FD CB 34 12 CE SET 2,(IX+1234H) DD CB 34 12 CE SET 2,(IX+1234H) DD CB 34 12 D6 SET 2,(IY+1234H) FD CB 34 12 D6 SET 3,(IX+1234H) DD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 3,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) FD CB 34 12 DE SET 4,(IX+1234H) DD CB 34 12 DE						12	
SBC       A,(IX+1234H)       DD       9E       34       12         SBC       A,(IY+1234H)       FD       9E       34       12         SBCW       (IX+1234H)       DD       DE       34       12         SBCW       (IY+1234H)       FD       DE       34       12         SET       0,(IX+1234H)       DD       CB       34       12       C6         SET       0,(IY+1234H)       FD       CB       34       12       CE         SET       1,(IX+1234H)       FD       CB       34       12       CE         SET       2,(IX+1234H)       FD       CB       34       12       D6         SET       3,(IX+1234H)       FD       CB       34       12       DE         SET       3,(IX+1234H)       FD       CB       34       12       DE         SET       3,(IX+1234H)       FD       CB       34       12       DE         SET       4,(IX+1234H)       FD       CB       34       12       DE         SET       4,(IX+1234H)       FD       CB       34       12       DE						12	1A
SBC       A,(IY+1234H)       FD       9E       34       12         SBCW       (IX+1234H)       DD       DE       34       12         SBCW       (IY+1234H)       FD       DE       34       12         SET       0,(IX+1234H)       DD       CB       34       12       C6         SET       0,(IY+1234H)       FD       CB       34       12       CE         SET       1,(IX+1234H)       FD       CB       34       12       CE         SET       2,(IX+1234H)       FD       CB       34       12       D6         SET       3,(IX+1234H)       FD       CB       34       12       DE         SET       3,(IX+1234H)       FD       CB       34       12       DE         SET       3,(IY+1234H)       FD       CB       34       12       DE         SET       4,(IX+1234H)       FD       CB       34       12       DE							
SBCW       (IX+1234H)       DD       DE       34       12         SBCW       (IY+1234H)       FD       DE       34       12         SET       0,(IX+1234H)       DD       CB       34       12       C6         SET       0,(IY+1234H)       FD       CB       34       12       CE         SET       1,(IX+1234H)       DD       CB       34       12       CE         SET       2,(IX+1234H)       FD       CB       34       12       D6         SET       2,(IY+1234H)       FD       CB       34       12       D6         SET       3,(IX+1234H)       DD       CB       34       12       DE         SET       3,(IY+1234H)       FD       CB       34       12       DE         SET       4,(IX+1234H)       DD       CB       34       12       DE         SET       4,(IX+1234H)       DD       CB       34       12       DE							
SBCW         (IY+1234H)         FD         DE         34         12           SET         0,(IX+1234H)         DD         CB         34         12         C6           SET         0,(IY+1234H)         FD         CB         34         12         C6           SET         1,(IX+1234H)         DD         CB         34         12         CE           SET         1,(IY+1234H)         FD         CB         34         12         D6           SET         2,(IY+1234H)         FD         CB         34         12         D6           SET         3,(IX+1234H)         DD         CB         34         12         DE           SET         3,(IY+1234H)         FD         CB         34         12         DE           SET         4,(IX+1234H)         DD         CB         34         12         DE           SET         4,(IX+1234H)         DD         CB         34         12         DE							
SET       0,(IX+1234H)       DD       CB       34       12       C6         SET       0,(IY+1234H)       FD       CB       34       12       C6         SET       1,(IX+1234H)       DD       CB       34       12       CE         SET       1,(IY+1234H)       FD       CB       34       12       CE         SET       2,(IX+1234H)       DD       CB       34       12       D6         SET       3,(IX+1234H)       FD       CB       34       12       DE         SET       3,(IY+1234H)       FD       CB       34       12       DE         SET       4,(IX+1234H)       DD       CB       34       12       DE							
SET       0,(IY+1234H)       FD       CB       34       12       C6         SET       1,(IX+1234H)       DD       CB       34       12       CE         SET       1,(IY+1234H)       FD       CB       34       12       CE         SET       2,(IX+1234H)       DD       CB       34       12       D6         SET       2,(IY+1234H)       FD       CB       34       12       DE         SET       3,(IX+1234H)       DD       CB       34       12       DE         SET       4,(IX+1234H)       DD       CB       34       12       DE         SET       4,(IX+1234H)       DD       CB       34       12       E6							C6
SET       1,(IX+1234H)       DD       CB       34       12       CE         SET       1,(IY+1234H)       FD       CB       34       12       CE         SET       2,(IX+1234H)       DD       CB       34       12       D6         SET       2,(IY+1234H)       FD       CB       34       12       D6         SET       3,(IX+1234H)       DD       CB       34       12       DE         SET       3,(IY+1234H)       FD       CB       34       12       DE         SET       4,(IX+1234H)       DD       CB       34       12       E6							
SET       1,(IY+1234H)       FD       CB       34       12       CE         SET       2,(IX+1234H)       DD       CB       34       12       D6         SET       2,(IY+1234H)       FD       CB       34       12       D6         SET       3,(IX+1234H)       DD       CB       34       12       DE         SET       3,(IY+1234H)       FD       CB       34       12       DE         SET       4,(IX+1234H)       DD       CB       34       12       E6							
SET       2,(IX+1234H)       DD       CB       34       12       D6         SET       2,(IY+1234H)       FD       CB       34       12       D6         SET       3,(IX+1234H)       DD       CB       34       12       DE         SET       3,(IY+1234H)       FD       CB       34       12       DE         SET       4,(IX+1234H)       DD       CB       34       12       E6							
SET       2,(IY+1234H)       FD       CB       34       12       D6         SET       3,(IX+1234H)       DD       CB       34       12       DE         SET       3,(IY+1234H)       FD       CB       34       12       DE         SET       4,(IX+1234H)       DD       CB       34       12       E6							
SET       3,(IX+1234H)       DD       CB       34       12       DE         SET       3,(IY+1234H)       FD       CB       34       12       DE         SET       4,(IX+1234H)       DD       CB       34       12       E6							
SET 3,(IY+1234H) FD CB 34 12 DE SET 4,(IX+1234H) DD CB 34 12 E6							
SET 4,(IX+1234H) DD CB 34 12 E6							
	JLI	7,(11 + 123411)	יו	<u> </u>	J4	12	

SET SET SET SET SET SET SET SLA SLA SLAW SLAW SRAW SRAW SRAW SRAW SRAW SRAW SRAW SR	5,(IX+1234H) 5,(IY+1234H) 6,(IX+1234H) 6,(IY+1234H) 7,(IX+1234H) 7,(IY+1234H) (IX+1234H) HL,(IX+1234H) HL,(IX+1234H) HL,(IX+1234H) HL,(IX+1234H) HL,(IX+1234H) A,(IX+1234H) A,(IX+1234H) A,(IX+1234H) A,(IX+1234H) A,(IX+1234H) A,(IX+1234H) A,(IX+1234H)	DD FD DD FD	CB CB CB CB CB CB CB CB CB CB CB CB CB C	34 34 34 34 34 34 34 34 34 34 34 34 34 3	12 12 12 12 12 12 12 12 12 12 12 12 12 1	EE EE F6 F6 FE 26 22 22 22 22 24 3E 3A 3A 3A
	•					
XOR	A,(IY+1234H)	FD	ΑE	34	12	
XORW	(IX+1234H)	DD	EE	34	12	
XORW	(IY+1234H)	FD	EE	34	12	
XORW	HL,(IX+1234H)	DD	EE	34	12	
XORW	HL,(IY+1234H)	FD	EE	34	12	

ELOU U HICHUA

Table E-5. Valid with DDIR IW in Exteded mode. LW bit status does not affect the operation

ADD	HL,(12345678H)	ED	C6	78	56	34	12
ADD	SP,12345678H	ED	82	78	56	34	12
CALL	12345678H	CD	78	56	34	12	
CALL	C,12345678H	DC	78	56	34	12	
CALL	M,12345678H	FC	78	56	34	12	
CALL	NC,12345678H	D4	78	56	34	12	
CALL	NZ,12345678H	C4	78	56	34	12	
CALL	P,12345678H	F4	78	56	34	12	
CALL	PE,12345678H	EC	78	56	34	12	
CALL	PO,12345678H	E4	78	56	34	12	
CALL	Z,12345678H	CC	78	56	34	12	
JP	12345678H	C3	78	56	34	12	
JP	C,12345678H	DA	78	56	34	12	
JP	M,12345678H	FA	78	56	34	12	
JP	NC,12345678H	D2	78	56	34	12	
JP	NS,12345678H	F2	78	56	34	12	
JP	NV,12345678H	E2	78	56	34	12	
JP	NZ,12345678H	C2	78	56	34	12	
JP	P,12345678H	F2	78	56	34	12	
JP	PE,12345678H	EΑ	78	56	34	12	
JP	PO,12345678H	E2	78	56	34	12	
JP	S,12345678H	FA	78	56	34	12	
JP	V,12345678H	EΑ	78	56	34	12	
JP	Z,12345678H	CA	78	56	34	12	
SUB	HL,(12345678H)	ED	D6	78	56	34	12
SUB	SP,12345678H	ED	92	78	56	34	12

Table E-6. Valid with DDIR IW. XM bit status does not affect the operation. Transfer size determined by LW bit

	dotoriiiilod by Ett bit								
LD	(12345678H),BC	ED	43 78	56 34	12				
LD	(12345678H),DE	ED	53 78	56 34	12				
LD	(12345678H),HL	22	78 56	34 12					
LD	(12345678H),HL	ED	63 78	56 34	12				
LD	(12345678H),IX	DD	22 78	56 34	12				
LD	(12345678H),IY	FD	22 78	56 34	12				
LD	(12345678H),SP	ED	73 78	56 34	12				
LD	(IX+123456H),BC	DD	CB 56	34 12	0B				
LD	(IX+123456H),DE	DD	CB 56	34 12	1B				
LD	(IX+123456H),HL	DD	CB 56	34 12	3B				
LD	(IX+123456H),IY	DD	CB 56	34 12	2B				
LD	(IY+123456H),BC	FD	CB 56	34 12	0B				
LD	(IY+123456H),E	FD	73 56	34 12					
LD	(IY+123456H),HL	FD	CB 56	34 12	3B				
LD	(IY+123456H),IX	FD	CB 56	34 12	2B				
LD	(SP+123456H),BC	DD	CB 56	34 12	09				
LD	(SP+123456H),DE	DD	CB 56	34 12	19				
LD	(SP+123456H),HL	DD	CB 56	34 12	39				
LD	(SP+123456H),IX	DD	CB 56	34 12	29				
LD	(SP+123456H),IY	FD	CB 56	34 12	29				
LD	BC,(12345678H)	ED	4B 78	56 34	12				
LD	BC,(IX+123456H)	DD	CB 34	12 03					
LD	BC,(IY+123456H)	FD	CB 34	12 03					
LD	BC,(SP+123456H)	DD	CB 34	12 01	10				
LD	DE,(12345678H)	ED	5B 78	56 34	12				
LD	DE,(IX+123456H)	DD	CB 56	34 12	13				
LD	DE,(IY+123456H)	FD	CB 56 CB 56	34 12 34 12	13				
LD	DE,(SP+123456H)	DD		34 12 34 12	11				
LD LD	HL,(12345678H) HL,(12345678H)	2A	78 56 6B 78	56 34	10				
LD	HL,(IX+123456H)	ED DD	6B 78 CB 56	34 12	12 33				
LD	HL,(IX+123456H)	FD	CB 56	34 12	33				
LD	HL,(SP+123456H)	DD	CB 56	34 12	31				
LD	IX,(12345678H)	DD	2A 78	56 34	12				
LD	IX,(IY+123456H)	FD	CB 56	34 12	23				
LD	IX,(SP+123456H)	DD	CB 56	34 12	21				
LD	IY,(12345678H)	FD	2A 78	56 34	12				
LD	IY,(IX+123456H)	DD	CB 56	34 12	23				
LD	IY,(SP+123456H)	FD	CB 56	34 12	21				
LD	SP,(12345678H)	ED	7B 78	56 34	12				
LDW	(BC),12345678H	ED	06 78	56 34	12				
LDW	(DE),12345678H	ED	16 78	56 34	12				
LDW	(HL),12345678H	ED	36 78	56 34	12				
	, ,,	_			_				

ELUU GORT O III. III.

# Table E-7. Valid with DDIR IW in Long Word mode. XM bit status does not affect the operation. (Either with DDIR IW,LW or DDIR IW with LW bit set.)

LD	BC,12345678H	01	78	56	34	12	
LD	DE,12345678H	11	78	56	34	12	
LD	HL,12345678H	21	78	56	34	12	
LD	IX,12345678H	DD	21	78	56	34	12
LD	IY,12345678H	FD	21	78	56	34	12
LD	SP,12345678H	31	78	56	34	12	
PUSH	12345678H	FD	F5	78	56	34	12

## Table E-8. Valid with DDIR IW. XM bit nor LW bit status do not affect the operation

ADC	A,(IX+123456H)	DD	8E	56	34	12	
ADC	A,(IY+123456H)	FD	8E	56	34	12	
ADCW	(IX+123456H)	DD	CE	56	34	12	
ADCW	(IY+123456H)	FD	CE	56	34	12	
ADCW	HL,(IX+123456H)	DD	CE	56	34	12	
ADCW	HL,(IY+123456H)	FD	CE	56	34	12	
ADD	A,(IX+123456H)	DD	86	56	34	12	
ADD	A,(IY+123456H)	FD	86	56	34	12	
ADDW	(IX+123456H)	DD	C6	56	34	12	
ADDW	(IY+123456H)	FD	C6	56	34	12	
ADDW	HL,(IX+123456H)	DD	C6	56	34	12	
ADDW	HL,(IY+123456H)	FD	C6	56	34	12	
AND	(IX+123456H)	DD	A6	56	34	12	
AND	(IY+123456H)	FD	A6	56	34	12	
AND	A,(IX+123456H)	DD	A6	56	34	12	
AND	A,(IY+123456H)	FD	A6	56	34	12	
ANDW	(IX+123456H)	DD	E6	56	34	12	
ANDW	(IY+123456H)	FD	E6	56	34	12	
ANDW	HL,(IX+123456H)	DD	E6	56	34	12	
ANDW	HL,(IY+123456H)	FD	E6	56	34	12	
BIT	0,(IX+123456H)	DD	СВ	56	34	12	46
BIT	0,(IY+123456H)	FD	СВ	56	34	12	46
BIT	1,(IX+123456H)	DD	СВ	56	34	12	4E
BIT	1,(IY+123456H)	FD	СВ	56	34	12	4E
BIT	2,(IX+123456H)	DD	СВ	56	34	12	56
BIT	2,(IY+123456H)	FD	СВ	56	34	12	56
BIT	3,(IX+123456H)	DD	СВ	56	34	12	5E
BIT	3,(IY+123456H)	FD	СВ	56	34	12	5E
BIT	4,(IX+123456H)	DD	СВ	56	34	12	66
BIT	4,(IY+123456H)	FD	СВ	56	34	12	66
BIT	5,(IX+123456H)	DD	СВ	56	34	12	6E
BIT	5,(IY+123456H)	FD	СВ	56	34	12	6E
BIT	6,(IX+123456H)	DD	СВ	56	34	12	76
BIT	6,(IY+123456H)	FD	СВ	56	34	12	76
BIT	7,(IX+123456H)	DD	СВ	56	34	12	7E
BIT	7,(IY+123456H)	FD	СВ	56	34	12	7E
CP	(IX+123456H)	DD	BE	56	34	12	
CP	(IY+123456H)	FD	BE	56	34	12	
CP	A,(IX+123456H)	DD	BE	56	34	12	
CP	A,(IY+123456H)	FD	BE	56	34	12	
CPW	(IX+123456H)	DD	FE	56	34	12	
CPW	(IY+123456H)	FD	FE	56	34	12	

**CPW**  $HL_{,}(IX+123456H)$ DD FE 56 34 12 **CPW** HL,(IY+123456H) FD FE 56 34 12 **DEC** (IX + 123456H)DD 35 56 34 12 **DEC** (IY + 123456H)FD 35 56 34 12 (IX + 123456H)**DIVUW** DD CB 56 34 12 BA CB 56 34 12 BA DIVUW (IY + 123456H)FD **DIVUW**  $HL_{,}(IX+123456H)$ DD CB 56 34 12 BA **DIVUW** HL,(IY+123456H) FD CB 56 34 12 BA INA ED DB 56 34 12 A,(123456H) INAW HL,(123456H) FD DB 56 34 12 **INC** (IX + 123456H)DD 56 34 12 **INC** (IY + 123456H)FD 56 34 12 LD 32 78 56 34 12 (12345678H),A DD 36 56 34 12 56 LD (IX+123456H),56HDD 77 56 34 12 LD (IX+123456H),A LD (IX+123456H),B DD 70 56 34 12 LD (IX+123456H),C DD 71 56 34 12 LD (IX+123456H),D DD 72 56 34 12 LD  $(IX+123456H)_{,E}$ DD 73 56 34 12 DD 74 56 34 12 LD (IX+123456H),H LD (IX+123456H),L DD 75 56 34 12 36 56 34 12 78 LD (IY+123456H),78HFD LD FD 77 56 34 12 (IY+123456H),A LD (IY+123456H),B FD 70 56 34 12 LD 71 56 34 (IY+123456H),C FD 12 LD FD 72 56 34 12 (IY+123456H),D LD (IY+123456H), DE FD CB 56 34 12 1B 74 56 34 12 LD  $(IY+123456H)_{1}H$ FD LD (IY+123456H),L FD 75 56 34 12 78 56 34 LD A,(12345678H) 3A 12 7E 56 34 12 LD DD  $A_{1}(IX+123456H)$ LD  $A_{1}(IY+123456H)$ FD 7E 56 34 12 LD DD 46 56 34 12  $B_{1}(IX+123456H)$ LD FD 46 56 34 B<sub>1</sub>(IY+123456H) 12 LD DD 4E 56 34 12  $C_{1}(IX+123456H)$ 4E 56 34 12 LD C,(IY+123456H) FD 56 56 34 LD  $D_{r}(IX+123456H)$ DD 12 LD D,(IY+123456H) FD 56 56 34 12 5E 56 34 LD  $E_{1}(IX+123456H)$ DD 12 LD E,(IY+123456H) FD 5E 56 34 12 LD  $H_{*}(IX+123456H)$ DD 66 56 34 12 66 56 34 12 LD  $H_{*}(IY+123456H)$ FD LD  $L_{r}(IX+123456H)$ DD 6E 56 34 12 L,(IY+123456H) LD 6E 56 34 12 FD MULTUW (IX+123456H) CB 56 34 12 9A DD MULTUW (IY+123456H) FD CB 56 34 12 9A DD CB 56 34 12 9A MULTUW HL, (IX+123456H) MULTUW HL, (IY+123456H) FD CB 56 34 12 9A (IX + 123456H)**MULTW** DD CB 56 34 12 92 CB 56 34 12 92 **MULTW** (IY + 123456H)FD **MULTW** HL,(IX+123456H) DD CB 56 34 12 92 **MULTW** HL,(IY+123456H) FD CB 56 34 12 92 OR DD B6 56 34 12 (IX+123456H)OR (IY + 123456H)FD B6 56 34 12

ELLOO OULI O III DI TORE

OR	A,(IX+123456H)	DD	B6 56 34 12
OR	A,(IY+123456H)	FD	B6 56 34 12
ORW	(IX+123456H)	DD	F6 56 34 12
ORW	(IY+123456H)	FD	F6 56 34 12
ORW	HL,(IX+123456H)	DD	F6 56 34 12
ORW	HL,(IY+123456H)	FD	F6 56 34 12
OUTA	(12345678H),A	ED	D3 78 56 34 12
OUTAW	(12345678H),HL	FD	D3 78 56 34 12
RES	0,(IX+123456H)	DD	CB 56 34 12 86
RES	0,(IY+123456H)	FD	CB 56 34 12 86
RES	1,(IX+123456H)	DD	CB 56 34 12 8E
RES	1,(IY+123456H)	FD	CB 56 34 12 8E
RES	2,(IX+123456H)	DD	CB 56 34 12 96
RES	2,(IY+123456H)	FD	CB 56 34 12 96
RES	3,(IX+123456H)	DD	CB 56 34 12 9E
RES	3,(IY+123456H)	FD	CB 56 34 12 9E
RES	4,(IX+123456H)	DD	CB 56 34 12 A6
RES	4,(IY+123456H)	FD	CB 56 34 12 A6
RES	5,(IX+123456H)	DD	CB 56 34 12 AE
RES	5,(IY+123456H)	FD	CB 56 34 12 AE
RES	6,(IX+123456H)	DD	CB 56 34 12 B6
RES	6,(IY+123456H)	FD	CB 56 34 12 B6
RES	7,(IX+123456H)	DD	CB 56 34 12 BE
RES	7,(IX+123456H)	FD	CB 56 34 12 BE
RL	(IX+123456H)	DD	CB 56 34 12 16
RL	(IY+123456H)	FD	CB 56 34 12 16
RLC	(IX+123456H)	DD	CB 56 34 12 06
RLC	(IY+123456H)	FD	CB 56 34 12 06
RLCW	(IX+123456H)	DD	CB 56 34 12 02
RLCW	(IY+123456H)	FD	CB 56 34 12 02
RLW	(IX+123456H)	DD	CB 56 34 12 12
RLW	(IY+123456H)	FD	CB 56 34 12 12
RR	(IX+123456H)	DD	CB 56 34 12 1E
	` ,		
RR	(IY+123456H)	FD	CB 56 34 12 1E
RRC	(IX+123456H)	DD	CB 56 34 12 0E
RRC	(IY+123456H)	FD	CB 56 34 12 0E
RRCW	(IX+123456H)	DD	CB 56 34 12 0A
RRCW	(IY+123456H)	FD	CB 56 34 12 0A
RRW	(IX+123456H)	DD	CB 56 34 12 1A
RRW	(IY+123456H)	FD	CB 56 34 12 1A
	,		
SBC	A,(IX+123456H)	DD	9E 56 34 12
SBC	A,(IY+123456H)	FD	9E 56 34 12
SBCW	(IX+123456H)	DD	DE 56 34 12
SBCW	(IY+123456H)	FD	DE 56 34 12
SET	0,(IX+123456H)	DD	CB 56 34 12 C6
SET	0,(IY+123456H)	FD	CB 56 34 12 C6
SET	1,(IX+123456H)	DD	CB 56 34 12 CE
SET	1,(IX+123456H)	FD	CB 56 34 12 CE
	,		
SET	2,(IX+123456H)	DD	CB 56 34 12 D6
SET	2,(IY+123456H)	FD	CB 56 34 12 D6
SET	3,(IX+123456H)	DD	CB 56 34 12 DE
SET	3,(IY+123456H)	FD	CB 56 34 12 DE
SET	4,(IX+123456H)	DD	CB 56 34 12 E6
	. ,		

CET	4 (1)/ 12245(11)	ED	CD E ( 24 12 E (
SET SET	4,(IY+123456H) 5,(IX+123456H)	FD DD	CB 56 34 12 E6 CB 56 34 12 EE
SET	5,(IX+123456H) 5,(IY+123456H)	FD	CB 56 34 12 EE
SET	6,(IX+123456H)	DD	CB 56 34 12 F6
SET	6,(IY+123456H)	FD	CB 56 34 12 F6
SET	7,(IX+123456H)	DD	CB 56 34 12 FE
SET	7,(IX+123456H)	FD	CB 56 34 12 FE
SLA	(IX+123456H)	DD	CB 56 34 12 26
SLA	(IX+123456H)	FD	CB 56 34 12 26
SLAW	(IX+123456H)	DD	CB 56 34 12 22
SLAW	(IY+123456H)	FD	CB 56 34 12 22
SRA	(IX+123456H)	DD	CB 56 34 12 2E
SRA	(IY+123456H)	FD	CB 56 34 12 2E
SRAW	(IX+123456H)	DD	CB 56 34 12 2A
SRAW	(IY+123456H)	FD	CB 56 34 12 2A
SRL	(IX+123456H)	DD	CB 56 34 12 3E
SRL	(IY+123456H)	FD	CB 56 34 12 3E
SRLW	(IX+123456H)	DD	CB 56 34 12 3A
SRLW	(IY+123456H)	FD	CB 56 34 12 3A
SUB	A,(IX+123456H)	DD	96 56 34 12
SUB	A,(IY+123456H)	FD	96 56 34 12
SUBW	HL,(IX+123456H)	DD	D6 56 34 12
SUBW	HL,(IY+123456H)	FD	D6 56 34 12
XOR	(IX+123456H)	DD	AE 56 34 12
XOR	(IY+123456H)	FD	AE 56 34 12
XOR	A,(IX+123456H)	DD	AE 56 34 12
XOR	A,(IY+123456H)	FD	AE 56 34 12
XORW	(IX+123456H)	DD	EE 56 34 12
XORW	(IY+123456H)	FD	EE 56 34 12
XORW	HL,(IX+123456H)	DD	EE 56 34 12
XORW	HL,(IY+123456H)	FD	EE 56 34 12

ELOO CONTRACTOR OF THE PROPERTY OF THE PROPERT

© 1994, 1995, 1996, 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only.

ZILOG, INC. MAKES NO WARRANTY, EXPRESS, STATUTORY, IMPLIED OR BY DESCRIPTION, REGARDING THE INFORMATION SET FORTH HEREIN OR REGARDING THE FREEDOM OF THE DESCRIBED DEVICES FROM INTELLECTUAL PROPERTY INFRINGEMENT. ZILOG, INC. MAKES NO WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PURPOSE.

Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document. Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 Telex 910-338-7621 FAX 408 370-8056 Internet: http://www.zilog.com