# 11 February 2014 -- Computer Architectures -- part 2/2

Name, Student ID .....

#### **Ouestion 1**

Considering the following processor architecture for a superscalar MIPS64 processor implemented with multiple-issue and speculation:

- issue 2 instructions per clock cycle
- jump instructions require 1 issue
- handle 2 instructions commit per clock cycle
- timing facts for the following separate functional units:
  - i. 1 Memory address 1 clock cycle
  - ii. 1 Integer ALU 1 clock cycle
  - iii. 1 Jump unit 1 clock cycle
  - iv. 1 FP multiplier unit, which is pipelined: 10 stages
  - v. 1 FP divider unit, which is not pipelined: 8 clock cycles
  - vi. 1 FP Arithmetic unit, which is pipelined: 2 stages
- Branch prediction is always correct
- There are no cache misses
- There are 2 CDB (Common Data Bus).
- Complete the table reported below showing the processor behavior for the 2 initial iterations of the reported loop-based program.

| # iteration |                | Issue | EXE       | MEM | CDB x2 | COMMIT x2 |
|-------------|----------------|-------|-----------|-----|--------|-----------|
| 1           | l.d f1,v1(r1)  | 1     | 2 00      | 3   | 4      | 5         |
| 1           | l.d f2,v2(r1)  | 1     | 3 00      | 4   | 5      | 6         |
| 1           | l.d f3,v3(r1)  | 2     | 4 10      | 5   | 6      | 7         |
| 1           | div.d f4,f1,f2 | ٥     | 60-130    | _   | 14     | 15        |
| 1           | s.d f4,v4(r1)  | 3     | 5 00_     |     |        | 15        |
| 1           | mul.d f5,f1,f2 | 3     | 6n-15n    |     | 16     | 17        |
| 1           | div.d f2,f1,f3 | 4     | 140-210   |     | 22     | 23        |
| 1           | add.d f1,f5,f2 | 4     | 23A-24A   |     | 25     | 26        |
| 1           | s.d f1,v5(r1)  | 5     | 610       |     |        | 26        |
| 1           | daddui r1,r1,8 | 5     | 6 i       |     | 7      | 27        |
| 1           | daddi r2,r2,-1 | 6     | 7,        |     | 8      | 2 7       |
| 1           | bnez r2,loop   | 7     | 97        |     |        | 28        |
| 2           | l.d f1,v1(r1)  | 8     | Sea       | 10  | 11     | 2 &       |
| 2           | I.d f2,v2(r1)  |       | 1000      | 11  | 42     | 28        |
| 2           | l.d f3,v3(r1)  | 9     | 11 ea     | 12  | 13     | 2 9       |
| 2           | div.d f4,f1,f2 | \$    | 225-295   |     | 30     | 31        |
| 2           | s.d f4,v4(r1)  | 10    | 12 40     |     |        | 34        |
| 2           | mul.d f5,f1,f2 | 10    | 13m-22m   |     | 23     | 32        |
| 2           | div.d f2,f1,f3 | 11    | 300 - 370 |     | 3&     | 33        |
| 2           | add.d f1,f5,f2 | 11    | 3-9A-40A  |     | 41     | 42        |
| 2           | s.d f1,v5(r1)  | 12    | 1300      |     |        | 42        |
| 2           | daddui r1,r1,8 | 17    | 43 %      |     | 14     | 43        |
| 2           | daddi r2,r2,-1 | 13    | 14,       |     | 15     | 43        |
| 2           | bnez r2,loop   | 24    | 163       |     | _      | 44        |

# 11 February 2014 -- Computer Architectures -- part 2/2

Name, Student ID .....

### **Question 2**

Considering a 2-bit saturating counter BHT of 1K entries, and assuming that the processor executes the following code fragment, determine the BPU final state and calculate the final misprediction ratio in the presented case. The BPU initial state is indicated in the table.

#### General assumptions:

- R10 is the main loop control register and it is initialized to 100, then, the program iterates 100 times.
- R3 is the reference value, set to 1
- R2 is the input register
  - o the input values for R2 is the sequence of integer numbers starting from 0 (in the first iteration) to 99 (during the last iteration), i.e., [0,1,2,3,4,5...99]
- The grayed instructions in the program do not contain any branch or jump instruction

| Address | Ins | truction                       | BHT (2-bit)        | Prediction        | misP. counter  |
|---------|-----|--------------------------------|--------------------|-------------------|----------------|
| 0x0000  | L0: |                                | 3                  | Т                 |                |
|         | ;   | Reading input values in R2     | 3                  | Т                 |                |
| 0x0020  |     | AND R1, R2, R3 0 mile 0151.    | 3                  | Т                 |                |
| 0x0024  |     | BEQZ R1, L1 T all D'S P.       | 3-3-2-52           | T-T-T.T           | 0-1-1-2-250    |
| 0x0028  |     | Ni melle MANI                  | 3                  | Т                 |                |
| 0x002C  | L1: | XOR R4, R1, R3 1 Disf.         | 3                  | Т                 |                |
| 0x0030  |     | BEQZ R4, L2 NT mile DISI.      | 3-2-3-2-3          | T-T-7-7·7         | 1-1-2-2-3-3-50 |
| 0x0034  |     | T relle print                  | 3                  | Т                 | , , ,          |
| 0x0038  | L2: | AND R5, R1, R3 O AND ROAL ROAL | 3                  | Т                 |                |
| 0x003C  |     | BEQZ R5, L3 1 mll prop         | 3-3-1-3-2          | T - T - 7 - 7 - 7 | 0-1-1-2-2.50   |
| 0x0040  | L3: | NT rolle PANI                  | 3                  | Т                 |                |
| 0x0050  |     | DADDI R10, R10,#-1             | 3                  | Т                 |                |
| 0x0054  |     | BNEZ R10, LO Jenya T           | 3 - <b>3 - 3 2</b> | T-1-7-7-1.        | 1              |
|         |     | neme                           | 3                  | Т                 |                |
|         | ·   | 151                            |                    |                   |                |

151/400 = 37.75 %