|  |  |
| --- | --- |
| **Computer Architectures**  **02LSEOV** | Delivery date:  **By 2:00 AM on October, 23 2024** |
| **Laboratory**  **3** | Expected delivery of lab\_03.zip must include:   * program\_1\_a.s, program\_1\_b.s, and program\_1\_c.s * This file, filled with information and possibly compiled in a pdf format. |

This lab will explore some of the concepts seen during the lessons, such as hazards, rescheduling, and loop unrolling. The first thing to do is to configure the WinMIPS64 simulator with the *Initial Configuration* provided below:

* *Integer ALU: 1 clock cycle*
* *Data memory: 1 clock cycle*
* Code address bus: 12
* Data address bus: 12
* FP arithmetic unit: pipelined, 4 clock cycles
* FP multiplier unit: pipelined, 6 clock cycles
* FP divider unit: not pipelined, 30 clock cycles
* Forwarding is enabled
* Branch prediction is disabled
* Branch delay slot is disabled

1. Enhance the assembly program you created in the previous lab called **program\_1.s**:

int m=1 /\* 64 bit \*/

double a, b

for (i = 31; i >= 0; i--){

if (i is a multiple of 3) {

a = v1[i] / ((double) m<< i) /\*logic shift \*/

m = (int) a

} else {

a = v1[i] \* ((double) m\* i))

m = (int) a

}

v4[i] = a\*v1[i] – v2[i];

v5[i] = v4[i]/v3[i] – b;

v6[i] = (v4[i]-v1[i])\*v5[i];

}

* + 1. Manually detect the different data, structural, and control hazards that cause a pipeline stall.
    2. Optimize the program by re-scheduling the program instructions to eliminate as many hazards as possible. Manually calculate the number of clock cycles for the new program (**program\_1\_a.s**) to execute and compare the results with those obtained by the simulator.
    3. Starting from **program\_1\_a.s**, enable the *branch delay slot* and re-schedule some instructions to improve the previous program execution time. Manually calculate the number of clock cycles needed by the new program (**program\_1\_b.s**) to execute and compare the results obtained with those obtained by the simulator.
    4. Unroll the program (**program\_1\_b.s**) 3 times; if necessary, re-schedule some instructions and increase the number of registers used. Manually calculate the number of clock cycles to execute the new program (**program\_1\_c.s**) and compare the results obtained with those obtained by the simulator.

Complete the following table with the obtained results:

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| **Program**    **Clock cycle computation** | **program\_1.s** | **program\_1\_a.s** | **program\_1\_b.s** | **program\_1\_c.s** |
| **By hand** | 2440 | 2376 | 2344 | 2344 |
| **By simulation** | 2926 | 2862 | 2830 | 2830 |

1. Collect the Cycles Per Instruction (CPI) from the simulator for different programs

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
|  | **program\_1.s** | **program\_1\_a.s** | **program\_1\_b.s** | **program\_1\_c.s** |
| **CPI** | 3.766 | 3.680 | 3.406 | 3.406 |

Compare the results obtained in 1) and provide some explanation if the results are different.

Eventual explanation:

Version ‘a’: I moved some instructions in the LOOP, CHECK1 and MULTIPLY labels to reduce the number of hazards.

Version ‘b’: To reduce the number of clock cycles after enabling the branch delay slot I moved some instructions right below the branch ones. For example, I do these changes in the NEXT label.

Version ‘c’: I enrolled three times and I didn’t see any changes from the version b of the code.