


24/10/17

# 5. MICROCONTROLLER



- Computer on a chip.



- Designed for small applications and dedicated applications
- program is working in ROM - permanent
- Input is given by user it is stored in RAM
- MC is present in mouse, keyboard, remote, A/c, TV, ...
- In MP we can change the program but not in MC.

25/10/17

- MC is an integrated circuit that is programmed to do a specific task. MC are really just minicomputer
- MC are used for specific applications. It is used to do small & dedicated task.
- MC incorporate not only ALU & CU but also m/y and I/O ports
- TEXAS instruments are developed world's 1<sup>st</sup> MC TMS1000 in 1971

## → Difference b/w MP and MC

MP	MC
<ul style="list-style-type: none"> <li>• Incorporate ALU and control unit</li> <li>• Addition of external m/y make sm bulky and costly.</li> </ul>	<ul style="list-style-type: none"> <li>• Incorporates ALU, CU, Prgm m/y (ROM, RAM, Data m/y) and I/O Ports</li> <li>• External m/y is required only if the build-in m/y is insufficient.</li> </ul>

- High computing power
- It is used in general purpose applicat<sup>n</sup> eg: pc

limited computing power. It is used in special purpose applicat<sup>n</sup> eg: security s/m, instrumentat<sup>n</sup>, video games, remote controls,...

24/10/19

### → Feature of MC

- \* Bus width - 4 bit, 8 bit, 16 bit, 32 bit  
eg: 8051 - 8 bit MC
- \* Memory Size - 8051 has 128 byte RAM and 4Kb ROM.
  - 8052 has 256 bytes of RAM & 8Kb ROM.
  - MOTOROLA's 68HC11 has 256 bytes of RAM and 8Kb ROM
  - INTEL 8031 has no ROM
- \* No. of Instructions:
  - Complex Instruction Set Computer (CISC)
  - Reduced " " " " RISC
- \* No. of built-in peripherals:
  - 8051 has 4 I/O ports and two counters.
- \* Memory Architecture:
  - Nonneumann and Harvard architecture.
- \* Speed:

### MC Selection

Selection of the right MC for an applicat<sup>n</sup> is the most important part of the s/m design. The s/m

designer has to first of all clearly determine the role of MC in his design.

- He has to then begin a search for the MC that will meet his requirements. This is done by referring to the literature such as books and data sheets.

Factors that should be taken into consideration are:

- meeting the computing needs of the task at hand efficiently and cost effectively.
- Availability of s/m development tools such as compiler, assembler and debugger.
- wide availability and reliable source of MC.

- Bus width
- memory size.
- no. of bits in peripherals
- speed
- power consumpt<sup>n</sup>
- Package type
- Quantity required (Manufacturing cost)
- development support
- Availability.

Embedded - built in memory


Harvard - different memory locations for different signals.

Princeton - common memory location for all.

8051 - intel - 1<sup>st</sup> designed MC







### Application Examples.

#### I. General

Electronic weighing Machine.  
 Temperature.  
 PH meter.  
 Proximity detectors.  
 Intensity analyser.  
 Data Acquisition S/m.

#### II. Biomedical

ECG recorder.  
 Patient monitoring S/m.  
 Blood cell counter.  
 Analyser.  
 Radiation therapy S/m  
 Physiotherapy S/m  
 Physio

### Handheld Instruments

Sugar analyser  
 Pressure measuring  
 Magnetic field detection.  
 Target distance finder.  
 Moisture meter.  
 AC control.

### III. Communication

Setup Box  
 Switches  
 Hubs  
 Router  
 Signal Tracker.  
 Cable TV  
 Target Tracker  
 Signal polarization  
 Infrared remote sensing.

### IV. Controller

Temperature moisture and physical parameter controller.  
 Robot Control  
 CNC machine control  
 Industrial plant control  
 Automobile.  
 Realtime Control.


### Peripheral Control

Printer controller.  
 USB port controller.  
 CRT display controller.  
 Land controller.  
 disc drive controller.  
 Miniatur Eoptes

## Process Control SIm

- Input from multiple stage sensors
- o/p to multiple solenoid ~~valves~~ valves and motors.

## Characteristics and Features of a MC



[CPU + Internal resources]

- 16 bit program counter (PC) points to program memory
- 16 bit data pointer (DPTR) points to data memory

SFR  
DPTR → DPH  
DPL

Instructions have operands of 8-bit

\* SFR → Special Function Registers

Memory — RAM — programmable memory  
RAM — Running time information

Registers — 16 at 8051 (R0, R1, R2, R3, R4, R5, R6, R7, R8, R9, RA, RB, RC, RD, RE, RF, RG, RH, RI, RJ, RK, RL, RM, RN, RO, RP, RQ, RS, RT, RU, RV, RW, RX, RY, RZ, RA, RB, RC, RD, RE, RF, RG, RH, RI, RJ, RK, RL, RM, RN, RO, RP, RQ, RS, RT, RU, RV, RW, RX, RY, RZ)

SFR — dph, prog counter  
- PC points to ROM  
- dph points to RAM (16 bit)


• Every thing will be 8-bit except PC, dph

## Memory Architecture

### HARVARD MEMORY ARCH

- Separate memory address spaces for data only & program only
- PRINCETON MEMORY ARCHITECTURE
- Common memory address space for data memory and program memory

## 8051 microcontroller



## Pin diagram

- CLK changes when power is given to MC
- CLK frequency is generated using oscillator. It is for knowing time for each instruction required
- If frequency is increased the MC performance ↑
- RESET — Starting from beginning / zero (using reset)
- ALE — 8 bit data bus & 16 bit address multiplexing



ALE = 1 address bus, ALE = 0 data bus

EA [Enable External Access]: only ROM (external)

Internal RAM - 128 bytes


Internal ROM - 4 Kb.

External RAM - 64 Kb

External ROM - 64 Kb

this pin only works when internal ROM is discarded

$\overline{EA} = 0$  we can access external ROM



10 mark  
funct -

ALU  
(8)



8051 has 4 ports. They are

P0, P1, P2, P3 ports are bit addressable means individually control.

Each port has 8 lines

Alternating function to avoid wastage

Bidirectional:

P0 - P4 parallel

Timer clk ip - for delay - counter after counting then signal pass to processor then clock frequency stops.

Counting using a trigger

$\overline{WR}$ ,  $\overline{RD}$  works with external RAM.

$\overline{WR} = 0$  RAM active (writing into RAM)

Program Status Enable ( $\overline{PSEN}$ )

Used to read from ROM

### Data

Processor + memory + ports = MC

operands are stored in registers eg: accumulator, B.

Example  
mov A, R0 Starting A  
mov A, R1  
mov A, R

PSW (Program Status Word) - about the result (+/-, carry, parity or not parity) Flags  
Parity Parity

### Address

Identify the location

Program Counter & Data Ptr

PC - address of next instruction.

DPTR - address of the data.




need only 8 need to change DPL  $\therefore$  process fast.

Memory = Internal + External

$2^7 = 128$  bytes max available bit = 7 (1111111)  
min (0000000)

8 bit data 8 bit address.

Internal ROM



PORTS


latch-data stroking - 8 bit

P0 and P2 - address

Control signals

8051 Register Organization.


1. General purpose Registers
2. Special Function Registers.



Memory  
ROM

Ext ROM	FFFF
64 KB	
Int ROM	1000 0FFF
4 KB	0000

RAM



Each bank has  $R_0 - R_7$  registers to reduce the opcode.

→ PSW [program status word] or flag registers

	7	6	5	4	3	2	1	0
	CY	AC	F0	RS <sub>1</sub>	RS <sub>0</sub>	OV	X	P
Carry out of MSB	←							
1 = carry from	←							
N-HN	←							
0 = no carry	←							
4x7 defined	←							
SETB PSW-5	←							
CLEAR PSW-5	←							
00 - Banks	←							
01 - Banks	←							
10 - Banks	←							
11 - Banks	←							
1-overflow	←							
0 = no "	←							
Not used	←							
Parity	←							
0 = Even parity	←							

## Special Function Registers

	Name	function	RAM address (Hex)
1.	A	Accumulator	0E0
2.	B	Arithmetic	0F0
3.	DPH	Addressing External memory	83
4.	DPL	"	82
5.	IE	Interrupt Enable control	0A8
6.	IP	Interrupt priority	0B8
7.	P0	I/O port latch	80
8.	P1	"	90
9.	P2	"	A0
10.	P3	"	

## Register Organisation

Register is a main part in the MC and Processors that provide a fast way to collect and store data. If we want to manipulate data with controller or processor by performing addition, subtraction we can't do that directly in MC but it needs registers to process and store the data. MC contain several type of registers that can be classified according to their content/instruction that operate in them. 8051 MC contain mainly 2 types of register.

- 1) General Purpose Register.
- 2) Special Purpose Register.

## 3) PSW CFlag registers

11	PCON	Power Control	87
12	PSW	Program Status Word	000
13	SCON	Serial port Control	98
14	SBUF	Serial port data buffer	99
15	SP	Stack pointer	81
16	TMOD	Timer/counter mode Control	89
17	TCON	Timer/counter Control	88
18	TLO	Timer 0 low byte	8A
19	TH0	Timer 0 high byte	8C
20	TL1	Timer 1 low byte	8B
21	TH1	Timer 1 high byte	8D

Address range:  
80h - FFh

SFR (Special Function Registers) are upper RAM only in the 8051 MC these registers contain all peripheral related registers like P0, P1, P2, P3, Timers and counters, serial ports & INTX related register. The SFR only address from 80h - FFh. The SFR is implemented by bit address registers and byte address registers. The registers, accumulator, P0, P1, P2, P3, IE register are bit addressable. Remaining all are byte addressable.

In MC registers where data is stored, if one could manipulate its content bit by bit is called Bit addressable. If however you could manipulate the contents



only in chunks of 8 bit when it referred to as byte addressable.


### STACK & STACK POINTER

Stack refers to an area of internal RAM used in conjunction with certain opcode - To store & retrieve data speedily.


Address range: 32-7F

### Memory Organisation


1. Internal ROM




2.




3. Only External ROM



pgm memory




Data memory (RAM)



Instruction memory

### Structure of Int-RAM



- Registers are divided into banks.
- Out of 128, 32 are used for banks.
- Banking is for decreasing opcode.
- Banks are accessed by PSW3, PSW4.
- At a time only one bank can be active.
- Bit addressable Area - eg: ON, OFF.
- Each location have 8 bit



General purpose ~~stack~~ include general registers.

- Store and Forward

Scratch pad RAM

- Speed access like cache memory

30... FF : special function Registers

**Interrupt** in 8051 An interrupt is an external/interne event that disturbs the  $\mu c$  to inform it that a device needs  $\mu c$  service. The pgm which is associated with the interrupt is called Interrupt service Routine. Upon receiving the interrupt signal the  $\mu c$

Definition

Procedure

TYPES

L> Hardware

L> Software, Interrupts.

1. Timer 0 overflow interrupt
2. Timer 1 Overflow interrupt
3. External hardware interrupt 0 (INT0)
4. External hardware Interrupt 1 (INT1)
5. Serial port Event (buffer full, Buffer Empty etc..)
6. Reset

Interrupt Control

IE  $\rightarrow$  Interrupt Enable Register.

IP  $\rightarrow$  Interrupt priority.

IE

EA	—	ET <sub>2</sub>	ES	ET <sub>1</sub>	EX <sub>1</sub>	ET <sub>0</sub>	EX <sub>0</sub>
----	---	-----------------	----	-----------------	-----------------	-----------------	-----------------

IP	.7	.6	.5	.4	.3	.2	.1	IP.0
	—	—	PT <sub>2</sub>	PS	PT <sub>1</sub>	PX <sub>1</sub>	PT <sub>0</sub>	PX <sub>0</sub>

INT 0

Timer 0

INT 1

Timer 1

Serial Interrupts

INT: INT0: 0003h

Timer 0: 000Bh

INT1: 0013h

Timer 1: 0023h

RESET: 0000h

STACK: address range: 07 - 7F

7F



IP.7 & IP.6 : reserved

IP.5 : Timer2 interrupt priority bit

IP.3 : Timer1 " " "

IP.1 : Timer0 " " "

IP.4 : Serial port interrupt priority bit

IP.2 : External Interrupt Priority bit

IP.0 : External interrupt 0 priority bit



EA: Global/enable/disable: To enable the interrupt this bit must be set high.

— : undefined - reserved for future use.

ET<sub>2</sub>: Enable/disable Timer 2 overflow interrupt.

ES: Enable/disable serial port interrupt.

ETI: " " Timer 1 overflow interrupt.

EPI: Enable/ " External interrupt 0.

upon which the interrupts have the following priority.  
The interrupt with the highest priority gets serviced first.

