


1/8/17

# Evolution of Microprocessor



2/8/17

## \* 8086 microprocessor Architecture & Signals.

CPU on a chip is MP

16 bit

ALU / CU is integrated on a chip.

MP is a brain

MC is a body

INTEL Developed 4004 in 1971 for calculation.

Data, speed (no. of bits at one second), memory are Parameter of MP.





IP address - Address of executing instruction.

IP address - Address of executing instruction.

- IP always increment address

SS address - Starting address of stack.

back pointer - point to data.

Working:


Working

Physical


To find the ~~code segment~~ address we use the above equation (eqn ①) for that we use an ALU ( $\Sigma$ ) o/p of  $\Sigma$  goes to Memory Interface then fetches the instruction from queue (FIFO) nly then insert into queue (LIFO). Then the first instruction moves to control sm it decodes f assembly language to m/c language. Register Bank is handled by programmer. Data move to ALU from Register bank, then performs the operations. At last the final result is moved to Register Bank to store through A-Bus.

presiding

8085: Non pipelined processor.



8086: pipelined processor




Disadvantages  
branching

- 1  $\rightarrow F_1$   
2  $\rightarrow F_2$   
3  
4  
5  
6

5/6/17

## FLAG REGISTERS



overflow flag

1 = overflow  
0 = no "

Interrupt flag

1 = Enable Interrupt  
0 = Disable "

Direct<sup>n</sup> flag  
1 = Auto decrement  
0 = " Increment

✓ sign flag

1 = MSB of result is 1 (-ve)  
0 = MSB of result is 0 (+ve)

Trap Flag

1 = Single stepping = nibble  
Carry from lower ~~flag~~ nibble  
to higher nibble.  
0 = Do not perform.

Parity flag  
1 = even  
0 = odd

Carry flag  
1 = carry out of MSB  
0 = No such carry

Parity: Depending on the no. of ones.

Auxiliary:

0 H  
00001  
0001

$$\begin{array}{r} 1011 \\ + 1011 \\ \hline \end{array}$$

if carry coming to HL from LL then this carry is stored in Auxillary flag

Zero

$5-2=3$  , 0 will be passed.  
 $6-6=0$  1 will be passed.





\* Minimum mode  $\rightarrow$  Single processor } Two mode of  
maximum mode  $\rightarrow$  Multi processor. } operations.

\*  $\overline{S_1}, \overline{S_2}, \overline{Test}, \dots$  becomes high when  $i/o = 0$ .

$H/\overline{L}/\overline{A}$  machine cycle

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	Operations
0	0	0	$\rightarrow$ INTA cycle (Acknowledgement)
0	0	1	$\rightarrow$ $\overline{I/O}$ Read
0	1	0	$\rightarrow$ $\overline{I/O}$ write
0	1	1	$\rightarrow$ half
1	0	0	$\rightarrow$ opcode fetch
1	0	1	$\rightarrow$ memory read
1	1	0	$\rightarrow$ memory write
1	1	1	$\rightarrow$ Inactive



Segment Selection.

$S_4$	$S_3$	Segments
0	0	ES
0	1	SS
1	0	CS/No segment
1	1	DS

$Q_{S1}$   $Q_{S0}$

0	0	- No operation.
0	1	- opcode fetch
1	0	- <del>the</del> Queue cleared.
1	1	- fetch remaining instruction.


Reset - Clear everything

Ready - The bus will ready to receive/send signals

Test - (min mode - only one MP  
max mode - multiple MP) To test whether the MP is free or not.

$Q_{S0}, Q_{S1}$ : at high voltage Instruction will fetch. (11)  
 $\rightarrow$  to check the status of queue.

$S_0, S_1, S_2$ : Memory,  $\overline{i/o}$  device, MP - status can be checked using the values of  $S_0, S_1, S_2$ .




- memory and  $\overline{i/o}$  don't have direct connection.
- To solve direct memory problems.  
HLD & HLDA controls DMAC.

Here MP 8086 is the BusMaster. At  $Hld=1$

MP releases the control. This information is acknowledge ment to DMAC through HLDA. Then signals pass to  $\overline{i/o}$  now  $\overline{i/o}$  is the bus master. Then  $hold=0$ , again MP becomes the bus master.

$S_5$  -  $\overline{INTR}$  flag is accepted by this pin.

## Minimum Mode Configuration.



A19-A6

BHE A19-A16  
A15-A6  
D15-D0  
AD15-A0

lock: locks the previous machine instruction  
kill next instruction comes.

In the case of lock DMA lock doesn't wait.

- $\bar{R}$  get activates when 0 is input

BHE - Bank High Enable. Values are inserted based on this value BHE (odd/even)


X AD<sub>0</sub> - AD<sub>15</sub> : Address and data bus is combined into single bus. thereby no. of lines is reduced.

NMI: (Non-Maskable Interrupt) - High priority int.

INTR: (Interrupt Request) - low priority.

CLK → It is an 8284 ic. & it is a signal

Minimum Mode Configuration: only one MP




- In bus only transmission but in latch storing also included
- ALE is used to identify address and data (Address Latch Enable)  
ALE=1 (Address bus) ALE=0 (data bus)

- $\overline{OE}$  (Output Enable)
- If  $STB = 1 \rightarrow$  address pass  $\rightarrow$  latch enables unidirectional
- $ALE = 0 \rightarrow$  data pass (bidirectional: TRANS-RECEIVER)
- $ALE = 1$  then  $\overline{DEN} = 1$  (no data pass)
- $ALE = 0$  then  $\overline{DEN} = 0$  (active)
- In address chip we need 3 latch bcz 20 bit address
- In data " " " 2 latch bcz 16 data

$\overline{DEN}$	$DT/\overline{R}$	
1	X	Transceiver is disabled.
0	0	Receive data
0	1	Transmit data




	$M/\overline{IO}$	$\overline{RD}$	$\overline{WR}$	
I/O R	0	0	1	(I/O read)
I/O W	0	1	0	(I/O write)
MEM R	1	0	1	(Memory read)
MEM W	1	1	0	(Memory write)




$DT/\overline{R}$  (Data Transmit / Receive)

Control bus controls Read and Write.

- $V_{CC}$  : min -  $V_{CC} = 1$
- $\overline{max} - V_{CC} = 0$ .



MINIMUM MODE TIMING DIAGRAM.









$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	PROCESSOR	8088 OPERATIONS.
0	0	0	Interrupt acknowledgment	$\overline{INTA}$
0	0	1	Read I/O Port	$\overline{IORC}$
0	1	0	Write I/O Port	$\overline{IOWC}$
0	1	1	Wait	
1	0	0	Instruction fetch	$\overline{MRDC}$ mly
1	0	1	mly read	$\overline{MRDC}$
1	1	0	mly write	$\overline{MWTC}$ → Test
1	1	1	inactive	None → 000

• Using clock and 3 status we can understand the value of ALE

• If CLK - 1<sup>st</sup> state - address. - ALE = 1

If CLK - 2<sup>nd</sup> state - Data. - ALE = 0

• DT = 1 → write DT = 0 → Read

• ~~AW~~ MWTC - Advanced memory write controller.

MRDC - Memory Read controller.

MWTC - Memory write controller.

Comparison b/w 8086 and 8088.

8088	8086
<ul style="list-style-type: none"> <li>16 bit processor with 16 bit ALU and 8 bit data bus.</li> <li>Memory banking not needed. Hence ckt is simpler.</li> <li>Since data bus is 8 bit, it can transfer one byte in one cycle hence it is slower.</li> <li>BHE is not needed. Instead as a signal called SS0 used for single stepping.</li> <li>Pre fetch queue is 4 bytes.</li> <li>It uses <math>\overline{I/O}</math> or <math>\overline{M}</math> comp. &amp; ack with 8086</li> </ul>	<ul style="list-style-type: none"> <li>16 bit processor with 16 bit ALU and 16 bit data bus.</li> <li>Memory is divided into two banks and ckt is more complex.</li> <li>Since data bus is 16 bit, it can transfer two bytes in one cycle hence it is faster.</li> <li>BHE is needed to enable the higher bank.</li> <li>Pre fetch queue is 6 byte. it uses <math>\overline{M}</math> or <math>\overline{I/O}</math> to differentiate between mly &amp; I/O operation.</li> </ul>

