



3. Interrupts

Interrupts is a special condition that occurs during working of μP .



- 0-255 interrupts are available in 8086.
- Whenever a interrupt enters to a running program. Then the INTR is given to ISR here INTR is solved and return to next instruction to be executed.
- 1 INTR needs 4 location $\therefore 4 \times 256 = 1\text{kb}$.
- In 1MB only 1kb is reserved for ISR
- IP- next address, RET contains address of the next executing instruction.
- offset address, ^{Segment} ~~return~~ address will be stored in stack.
- stack address = Return address ^{to} stack \rightarrow load IP address
- ~~After~~ Return address loaded \rightarrow ISR executes \rightarrow Pop the return address.
- Here we need two memory.



segment address is also needed while two are programs.

- Segment address have more priority \therefore it is push to higher address of the stack.
- pop is reversed to of push.



SP-3	IP
SP-2	IP
SP-1	CS
SP	CSH

Interrupt Vector Table:

00000H	IP lower	} INT 0 \rightarrow divide error
00001H	IP higher	
	CS lower	
	CS higher	
00003H		} Dedicated interrupts
...		
00007H		
00008H		
0000BH		INT1 \rightarrow single stepping
0000CH		INT2 \rightarrow NMI
0000BH		INT3 \rightarrow breakpoint
00010H		INT4 \rightarrow Interrupt on overflow
00014H		} INT5-31 reserved
0007FH		
00080H		
003FFH		
		INT 32-255 user defined

ISR is not uniformly/sequentially stored \therefore to get the needed interrupt we need to know the location of the interrupt. Location of all these instructions are stored in IVT using this address we identify the ISR. Address of the interrupt location is always fixed.

8086 interrupt

An interrupt is a special condition that arises during the working of μp . The μp services it by executing a subroutine called interrupt Service Routine (ISR).

- There are three sources of interrupts for 8086.

External signal (H/w interrupts)

These interrupts occur as a signal on the external pins of the μp . 8086 has 2 pins to accept h/w interrupts NMI & INTR.

Special instruction (S/w interrupt)

These interrupts caused by writing ^{the} interrupt instruction $INTn$, where n can be any value from 0-255. Hence all 256 interrupts can be invoked by software condition produced by the programs. (internally generated interrupt) 8086 is interrupted when some special condition occurs while executing

c. certain instructions in the program. Eg: an error in division automatically causes INTO interrupt.


Interrupt Vector Table.

The IVT contains ISR address for the 256 addresses. Each ISR address is stored as CS and IP. As each ISR address is of 4 bytes (2CS and 2IP). Each ISR address requires 4 locations to be stored. There are 256 addresses interrupts $INT0 - INT255$. \therefore the total size of IVT is $206 \times 4 = 1 \text{ KM}$. The 1st 1 KB of memory $0000H \dots 0003FFFH$ are reserved for IVT. Whenever an interrupt $INTm$ occurs μp does NTA to get values of IP and CS from the IVT and hence perform the ISR.

maskable: It can hide the interrupt.
non-maskable: It is a single non maskable interrupt having higher priority than the maskable interrupt request pin (INTR).

ACTIONS

1. Complete the current instruction that is in progress
2. Push the flag register value onto the stack
3. Pushes CS and IP value of the return address onto stack.
4. IP is loaded from the contents of word location $00008H$.



SP-6	Flag
SP-5	Flag2
SP-4	IPC
SP-3	IPH
SP-2	CS-L
SP-1	CS-H
SP	



5. CS is loaded from the content of the next word location $0000AH$
6. Interrupt flag and trap flag are reset to 0.

APPLICATION

1. It is used to during power failure.
2. It is used to during critical response.
3. non recoverable between errors.

INTR

INTR is a maskable interrupt because the μp will be interrupted only if interrupts are enable. Using $\text{set interrupt flag}$ instructions it should be enable using $\text{clear interrupt flag}$ instruction.


• The INTR interrupt is activated by I/O port.

8086 Programmable Interrupt Controller 8259 (PIC)

→ Features


- It is used to increase the no. of interrupts.
- can handle edge as well as level triggered.
- Flexible priority structure.
- can be invoked individually.

- Vector address is programmable
- 8259 compulsorily initialized (vector no., mask, trigger, priority)
- Single configuration and cascaded configuration




NMI, INTR these pins handle or control the interrupt

- Maskable: disable interrupt
- (Vectored) NMI → INTERRUPT (it goes to location)
- Multiple interrupt will be control the 8259 chip
- 8259 → have 8 interrupts.
- It will send vector number



- Single configuration: only one 8259 IC chip will be used
- Cascaded configuration: one or more 8259 IC chip will be used.



8259 Architecture

IMR: It can help to disable the interrupt

MP: send the data's through the data bus

SP/EN: It helps to active slave

SP = 0 Slave active

8259 interrupt the MP

INTA is used to active the vectored table

MP send the acknowledgment to 8259


calculate the vector no and the IP under the
no: to 8259

then it goes to IRT then get the memory
then it goes to the ISR it gives memory
and then it will execute.

IRR -> store the interrupts

Cascaded Interrupts:

Expand the interrupt of 8259



Initialization.

Initialize every 8259

Vector number


Slave

Slave ID

- 64 interrupts can handle use cascaded interrupt
- Each interrupt have different vector number.
- Vector no: calculate the slave.

Important Application level

- Master connect -> VCC
- Slave connect -> ground
- SP/EN
- 8 cascade uses



INTERRUPT PROGRAMMING

```
START: MOV AX, CODE
      MOV DS, AX
      MOV DX, OFFSET ISROA
      MOV AX, 250AH (Set IRT using function 250AH)
      INT 21H
      MOV DX, OFFSET FILENAME
      MOV AX, DATA
      MOV DS, AX
      MOV CX, 00H
      MOV AH, 3CH ; create a file with filename
      INT 21H
```




```

JNC FURTHER
MOV DX, OFFSET MESSAGE
MOV AH, 09H
INT 21H
JMP STOP

```

```


FURTHER: INT 0AH
STOP: MOV AH, 4CH
      INT 21H
ISR0A PROC NEAR

```

```

MOV BX, AX
MOV CX, 500H, byte count (500)
MOV DX, 1000H } segment value
MOV AX, 1000H
MOV DS, AX
MOV AH, 40H } write in the file
INT 21H
RET
ISR0A ENDP
CODE ENDS
END START

```



It shows the execution sequence in case of h/w interrupt. It is assumed that the IRT is initialized suitably to point the ISR

Q write a program to create a file 'RESULT' and store in it 500H bytes from the memory block starting at 1000, if either an interrupt appears at INTR pin with type 0AH or an instruction equivalent to the above interrupt is executed

Q Basic peripherals and their interfacing

Peripherals

dedicated

m/y interfacing

keyboard
display
memory
I/O

Peripherals
using 8259



→ Memory interfacing

1. Semiconductor m/y interfacing

↳ ROM


↳ RAM

Interface 8K RAM with CPU

1. How many address lines are required
2. Connect the data lines of CPU with m/y
3. decoding logic for address mapping
4. Proper control signal should be connected b/w CPU and m/y

Interrupt programming

while programming for any type of interrupt the programmer must, either external through the program, set the interrupt vector table for that type preferable with the CS and IP address of the ISR the method of defining the ISR for sw as well as h/w interrupt is same.



(8-bit processor)

1. $8K - 2^3 - 2^{10} \therefore 13$ address lines
(A0 - A12)

(If in question $8K \times 8$
↓ ↓ data lines
address)



2. Connect data and address lines.

3.

A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

We need only 13 pins remaining 3 pins are used for chip selection using different combinations
In the above fig we use an NAND GATE

$A_{15} - 1$
 $A_{14} - 1$
 $A_{13} - 1$

$o/p = 0$ CS becomes high \rightarrow RAM active.