66 Congens July Flynding Commission I dulan ? (14 land a cooling of hogramming Addreshing Modes is 8051 Mc 1. Immediate Addressing mode Data is given in the instructions 18- bit Reg Immediate Data in instruction eq: 4,#12 (AC12) MOV DPTR, # 3000H (DPTR = 3000H) L) 16- pit Reg. word mor eg: Acares didea . F 2. Register Addressing mode: Daxa is given in register. Regisku data in Reg jeg: mov A, Ro; A C Ro mov RIJA, RIK-A mov Ri, Ro is not allowed meyx (eliptic, A, Lipti 3. Direct Addressing mode Address is given in înstauction. Address in instauction. ---- eg: mov 4,25H Direct Only for int-RAM A <- [25H] & SFR & S bit address eg. mov 30H, A [30 H] & A) A A DO A STORY MOV 20H, #20H; [20H] (20H) mor DIH, OOH; [614] (- [00H] Ly not in up } L) only in de mov 4,80H; A (- Do \$ SFR? 4. Inclineet

> For more study materials>www.ktustudenis.in Scanned by CamScanner

1. Internal RAM - 8 bit address (Ro/Ri) 2 External RAM 16 bix address (DPTR) 3. External RAM - & bit address (RolRI) Int. RAM nestructed in Ro & Ri rug) 11 10 1. Int. RAM 6-bit address (Ro/Ri) mov Ai@Ro, A C [Ro] to the of the deleted A get the content of memory docation Ro. mov@R, A; [RI] < Aller eg: Access data from benies of locations Block transfer pagm. I describet. Istorpon. 2. Enternal RAM- 16 bix address COPTR) eg: MOUX A, @DPTR; A (- [DPTR] movx @DPTR, A, EDPTR] <- A Internal RAM) 3. External RAM - 8 bit address (RolRI) #Aless 8-bit address * eg assume higher bit is zero g: movx A, @Ro, RA CRO] movx @R,, A, [e] + A PRO - data inside memony location of Ro

Instanction yntax

concept of the opcode and openands in an

instruction

LABEL: opeode operand; comment



LABEL

Label is a hymbolic address for the instruction when the pgm is assembled the label will be given the specific address in which that instruction is stored Opcode: is the hymbolic supassentation of the operation the a unique binary code (machine language)

Operand language)


Operand Specific where to perform that action The operand field generally contain the house and destination of the data. The operand will be cither address on daxa


8051 addressing modes

- 1. Immediate
- 6. Absome relate
- a Registy
- 7 Long address
- 3 Direck
- 8. Relative address
- 5 Direct
- 9. Bis Inherent
- 4 Incliner ad 5. Inclined addressing
- 10. Bit direct

Indexed A

on Indeped relatering curry De / DPTD is used to hold the bancaddress, of A is used hold the offset relaters. Adding the value of Bone address







```
Enchange
                  Swapping
XCH A, OR
```

XCH A, Rn XIH A, ducit

XCHD AIOR

1) Changing lower nippe only

Push Sp-J SPH Push + aata

Pop #daxa Spt-sp-1

pram flow instar. · Loop, Jump & all infi · Condition quinconaition Jup inAmet

LOOR:

Repeating a requerce of instructions a certain minhu of times is called a toop eg: 12-45 DINIZ Reg, ldm In this Instruction the register is decremented if it is not on it sumpto the target address suffered by the label

eq: write a pagm a) (lear the accumulator than add the Value 3 len limes.

Dam

Mov, A, #0; A=0, Clear Acc MOV Ry, #10; Sound Counter Ro=10. Abb A, # 03; Add 03 to au

DJN2 R2/Again; Repent mitil R2 = 0 (10 time) MOV 15, A ; Bave A in Ry-

+ loop can be repented maniner 250 ting.

8051 Conditional Jump Instructions

Chun accumulator is zero or not JZ: jump if A=O

JNZ; Jump if A = D

DINZ; decrement and jump is

(JNE-A byte; jump y A + byte (compare)

CINE mg, #data;

Je; Jump is cy = 1 (carry)

JN1; Jump if 4=0

JB jump ij bit=1

JNB Jump if bix=0

JBC Jump of bit=1 and clear bit

Eg:program: write ALP to determine if R5 contains the Value 0. If no put 55H in H

MOV A, RS; LOPY RS to A

JNZ Next; Jump y A is not Tero.

MOV R5, # 55H

Nent:

Find the sum of the Value TOH, F5, E2 H eq:2

Put the rum in register to and R5

MOV A, #0

MOV R5/A


ADD 4,#79H

JNC 11

INC R5

ADD A, #OF5H

Pam memory JMC l2 INC R5 P(=1000 | L Jmp 6000H 1. Fexch the instruction ADD A, # OF 2H in, PC = 1000 (laddress JNC OVER 2. PC (- Loaddress & hus INC RS 6000H Jump. **FFFH** Amother control transfer instruction is call which; 3. feech the enstauction PC 4- 6000H From laadness. Submutines are often used to perform (laddress) Eash that need to be performed frequently 3 byte instancts 1. Long call (Leall) Short Jump. LIMP Laddress (1B) 2. Absolute Call (ACALL) Myntan: SIMP gaddress (naddiers -> nulative address). LIALL: -Distance is very small * nange: call hubroutine + PC + PC + raddress 6000 located anywhere cuithin 64K +2-byte encommets #3 kyte instruction (1 byte operate, 2 byte adden) * head is calculated from next inst SIMP read. eg: SIMP read eg: SIMP O4H ABSOLUTE CALL (1B) (1B) * nange: within 2k byte # 2- byle instruction (1 byte opeods, byte addrew). Range: - 128 - - . +127 all conditional jump are short jumps Jump Instructions eg: J(, JNC, Jz, JNz, JE, DJNZ, JB exc. 1. Long jump ABSOLUTE JUMP 2. Short Jump 3. Absolute jump · Increme the range · Any jump in hame page. 1. Long Jump. · Man range is 2kB Syntax: L jump address. Symtan; AJMP Saddeen Range: full memory 64 KB (longest)



8253/8254 Programmable Interval Time. The kime taken for kinner to make one enchement is = 1 MH2=1M Anchikeckuse: For a sime delay of new the times on to make nincrement Daxa Countero Bus Gaze 216=65536 is the max no: of count possible for a OUTO Buffer. 16 bik kimer CLKI THOL = Henadenthal of man count - hent want +1 Read! Gatel Wuntel 1 write TOUT! Program: AI . Logic. Ğ. main: CLR P1-2 CLK 2 Gazez A CALL delay Control Counter 2 word out2. SETB PIZ register ACALL DELAY SIMP main. KTUStude Delay: MOV TMOD, # OIH mode MOV TLO, #OCH VCC MOV THO, #FEH) D7 23 WR 06_2 AAI MOV TLON, #104 made RP D.5 count: INB TFO, wait [first overflow flag - 1, automatically 0] ₩ CS 0 wuntero 0 04 G, Counter 1 1 20 0 03 AD D2 19 Control word Reg CLR TFO 6 ١ 01 Ao CIK2 RET. Di Counter2 CH Out 2 Do Delay count = 500 No Selection Gaze 2 16 CIKO 9 CIKI OUTU 10 cg: 65536-500+1 =65036 = (FEOC)H. 15 Outl Gateo 11 14 Procedure 13 Graker GND 12 1: Let the mode. 2: Give the count 3: Start the times

The INTEL 8253 and 8254 are programmable interval

Times designed for the to perform timing & Counting
functions timing 3, 16 bit tregites. Each counter has 2

If pin is close and gate and one pin for on tipet

To operate a counter a 16 bit count is load in its tregister

on command it begins to decrement the counter until

It treaches a count that can then it generate a pulse
that can be used interrupt the CPV.

Feauter of 8253

It has 3 independent 16 bit down counters
It can handle ilp from DC to LOMHZ.

Thus 3 counters can be programmed either binary logo. Count - It is comptible with almost all up 4 Me 8254 has a powerful command called READBACK command which allows the use to cheek the count Value, programmed mode, current mode by the counter water of the counter.

mod 0: (Interrupt on terminal count) It is used to generate an INTR to up after a Certain inter

mod 1: programmable one most

The gase i/p is med as a trigger i/p in this

Mod 2: Write generator

whenever wunt = 0 another low pulse is generated

mod 3 Aquace wave gene

mod 4: Blow triggered mode I'm this mode the ofp will remain high untill timer has counted to Zero. at which point the olp will pulse low and then go high.

mod 5: Hlw kniggued mode this mode is himilar to mode except that counting is initiated by the gate i/p which means it is H/w triggered instead of slw triggered.



hogical Operation Instanction Let in 8057 8051/mnuemonic Boopean operaxoa -) AND (RESET) ->OR (SET) -XOR (CLEAR) -)NOT ANL A, #n[AND cach bit of 4 with the same bit of immediate number n, Par the remit in A]. ANL A, Rn ORL A, #n ORL A, address ORL A, ODPTE UR A CPL A XRL A/#h. Number Conversions - AND. Bit level logical operations ANL (b AND (end the address bit put the smulting. Bit level another tion A Pb D5 W B TON IE 12 Scon Ip P3

Rokake Inskruction.

RL A, notate the A negister one bit ponition.

RLC A

RRA (Right Roxaxion)

RRCA -> (carry)

Swap A



Anithmetic Instanction.

ADD/ADD(dest/52

SUB dest, Szl.

MUL AB

DLV AB

DA A [Decimal adjust the A fregisace]