

6 Assembly Language Programming



I Addressing Modes is 8051 Mc

1. Immediate Addressing mode

Data is given in the instructions \rightarrow 8-bit Reg

Immediate Data in instruction \rightarrow eg: mov A, \#12 ($A \leftarrow 12$)

$\#$
 mov DPTR, \#3000H ($\text{DPTR} \leftarrow 3000\text{H}$)
 \rightarrow 16-bit Reg.

2. Register Addressing mode: Data is given in register.

Register data in Reg \rightarrow eg: mov A, R0 ; $A \leftarrow R0$
 mov R1, A ; $R1 \leftarrow A$
 mov R1, R0 is not allowed

3. Direct Addressing mode

Address is given in instruction. Address in instruction.

Direct \rightarrow eg: mov A, 25H
Only for int-RAM & SFR $A \leftarrow [25\text{H}]$
8-bit address

eg: mov 30H, A $[30\text{H}] \leftarrow A$

mov 20H, \#20H ; $[20\text{H}] \leftarrow 20\text{H}$

mov DIH, 00H ; $[01\text{H}] \leftarrow [00\text{H}]$

\rightarrow not in μp

\rightarrow only in μc

mov A, 80H ; $A \leftarrow P_0 \text{ SFR?}$

4. Indirect

1. Internal RAM - 8 bit address (R0/R1)
2. External RAM - 16 bit address (DPTR)
3. External RAM - 8 bit address (R0/R1)

* Int. RAM restricted in R0 & R1 reg)

1. Int. RAM 8-bit address (R0/R1)

eg: `mov A, @R0; A ← [R0]`

A get the contents of memory location R0.

`mov @R1, A; [R1] ← A`

eg: Access data from series of locations

Block transfer program.

2. External RAM - 16 bit address (DPTR)

eg: `movx A, @DPTR; A ← [DPTR]`

`movx @DPTR, A; [DPTR] ← A`

↓ External RAM

3. External RAM - 8 bit address (R0/R1)

* Access 8-bit address

* eg. assume higher bit is zero

eg: `movx A, @R0; A ← [R0]`

`movx @R1, A; [R1] ← A`

@R0 - data inside memory location of R0

Instruction Syntax

Concept of the opcode and operands in an instruction

LABEL: opcode operand; comment



LABEL

Label is a symbolic address for the instruction when the program is assembled the label will be given the specific address in which that instruction is stored

OPCODE: is the symbolic representation of the operation. The assembler converts the opcode to a unique binary code (machine language)

OPERAND: while opcode specifies what operation to perform, operand specifies where to perform that action. The operand field generally contains the source and destination of the data. The operand will be either address or data

8051 addressing modes

- | | |
|-----------------------|---------------------|
| 1. Immediate | 6. Absolute address |
| 2. Register | 7. Long address |
| 3. Direct | 8. Relative address |
| 4. Indirect address | 9. Bit inherent |
| 5. Indexed addressing | 10. Bit direct |

Indexed Addressing

In Indexed addressing either PC / DPTR is used to hold the base address, & A is used to hold the offset address. Adding the value of Base address

to the value offset address from the effective address.
Indexed addressing is used with Jump / Movc
lookup tables are easily implemented with the help of
Indexed addressing


Indexed $\xrightarrow{\quad}$ eg: $\text{movc } A, @A + \text{DPTR}, A \leftarrow [A + \text{DPTR}]$
 $\text{addr} \leftarrow \text{sum of}$
 $A + \text{PC} \text{ or}$
 $A + \text{DPTR} \text{ (only for RDM)}$
 $\text{movc } A, @A + \text{PC}; A \leftarrow [A + \text{PC}]$

* Used for program memory

eg: Seven segment display

a	b
f 1	e 1
g h	d c
0 0	0 1
0 1	0 1
0 1	0 1

code 06H



eg: $\text{mov DPTR}, \#1000$
 $\text{mov A}, \#05$
 $\text{mov A}, @\text{DPTR}$

Relative addressing

eg: SJMP loop1 (Short jump)
 JC back (Jump carry)

Absolute addressing

AJMP loop1 (Absolute jump)
 ACALL loop2 (Absolute call)

long addressing

LJMP loop1
 LJMP loop2

Bit inherent

CLR C; Clear carry flag

Bit direct


CLR 07H
 SETB 0H

$x = (a + b + c) * d$

Assume

$R_0 = a$
 $R_1 = b$
 $R_2 = c$
 $R_3 = d$
 $R_4, R_5 = x$

Block transfer



Q: Write an ALP add two number in location 4000H
 4001H and store the result at 4002H

A

ASM ORG 3000

MOV DPTR, #4000H

MOVX A, @DPTR

MOV R1, A

Indirect
 inter-RAM

Executing Steps

ES6:

M

4000:5

```

MOV DPTR, # 4001H    4001: 3
MOVX A, @DPTR        ESC
ADD A, R1             G 3000
MOV DPTR, # 4002H    RESET → M
MOV @DPTR, A          4002
300E: SJMP 300E

```

```

LOOP:
MOV R0, #30
MOV R1, #40
MOV A, @R; A ← [R0]
MOV @R1, A [R1] ←
INC R0
INC R1
JMP LOOP

```

Assuming PC to be 1000H transfer the code at 1000H to the internal at 70H

```

MOV A, #00
MOVC A, @A+PC
MOV 70H, A

```

Instruction hex in 8051

* Data transfer instructions

* Boolean variable manipulation instructions

* Arithmetic instructions

* Program flow control instructions


* Interrupt flow control instructions

* Logic instructions

Instructions


or not

* Data transfer instructions




2) MOVC A, @A+DPTR

Code memory



3) MOVX @DPTR, A

External RAM



Exchange

Swapping

XCH A, @R

XCH A, Rn

XCH A, direct

XCHD A, @R

↳ changing lower nibble only.

Push

SP → SPH

Push #data

Pop

Pop #data

SP ← SP-1

Prgm flow instr.

- Loop, jump & call instr.
- Condition & unconditional jump instr.

LOOP:

Repeating a sequence of instructions a certain number of times is called a loop. eg: ~~DJNZ~~ DJNZ Reg, label. In this instruction the register is decremented if it is not 0. It jumps to the target address referred by the label.

eg: write a program to clear the accumulator then add the value 3 ten times.

Pgm

MOV A, #0 ; A=0, Clear Acc.

MOV R2, #10 ; Load counter R2=10

ADD A, #03 ; Add 03 to acc

DJNZ R2/Again; Repeat until R2=0 (10 times)

MOV R5, A ; Save A in R5

* Loop can be repeated maximum 256 times.

8051 Conditional Jump Instructions

JZ : Jump if A=0 Check accumulator is zero or not
JNZ; Jump if A≠0

DJNZ; decrement and jump if

CJNE A, byte; jump if A≠byte (compare)

CJNE reg, #data;

JC; jump if CY=1 (carry)

JNC; Jump if CY=0

JB jump if bit=1

JNB jump if bit=0

JBC jump if bit=1 and clear bit

eg: program: write ALP to determine if R5 contains the value 0. If so put 55H in H

MOV A, R5; Copy R5 to A

JNZ Next; jump if A is not zero.

MOV R5, #55H

Next: ...

eg: 2 Find the sum of the value 79H, F5, E2H
Put the sum in register R0 and R5

MOV A, #0

MOV R5, A

ADD A, #79H

JNC L1

INC R5

L1: ADD A, #0F5H

JNC l2

INC R5

l2: ADD A, #0E2H

JNC OVER

INC R5

Another control transfer instruction is the ^{the instr} call which is used to call subroutines are often used to perform task that need to be performed frequently.

1. Long call (LCALL)

2. Absolute call (ACALL)

LCALL:-

* range: call subroutine

located anywhere within 64K

* 3 byte instruction (1 byte opcode, 2 byte address)

ABSOLUTE CALL

* range: within 2K byte

* 2 byte instruction (1 byte opcode, 1 byte address)

Jump Instructions

1. Long jump

2. Short jump

3. Absolute jump

1. Long jump.

Syntax: L jump address.

Range: full memory 64 KB (longest)

Pgm memory

PC=1000

[L jmp 6000H
(L address)

6000H
FFFFH

PC ← 6000H
(L address)

1. Fetch the instruction at PC=1000

2. PC ← L address thus jump.

3. fetch the instruction from L address.

* 3 byte instruction

LJMP L address (1B)

2. Short jump.

Syntax: SJMP address

(address → relative address).

Distance is very small

0000
PC=1000 (1004)
PC=1004 SJMP read
(- - - - -)
FFFF

* PC ← PC + address

* 2 byte instruction

* next is calculated from next inst

eg: SJMP read eg: SJMP 04H
(1B) (1B) (1B) (1B)

Range: -128 - - - +127.

all conditional jump are short jumps

eg: JC, JNC, JZ, JNZ, JE, DJNZ, JB etc...



3. ABSOLUTE JUMP

• Increase the range

• Any jump in same page.

• Max range is 2KB.

Syntax: AJMP address.



Average of two numbers:-

```

read proc
  CX, 5
  MOV N, CX
  AX, N * 1
  DEC CX
  CMP CX, 0
  JE 1500
  add sum, ax
  jmp
  div bx, b

```



programmable Interrupt Timer (8253/8254)

x Timer → To produce delay
→ Fixed frequency



x Counter → variable frequency
→ to count

TIMERS

Two timers in 8051 → T₀ (16-bit) → T_{0H} (8-bit)
→ T_{0L} (8-bit)

T₁ (16-bit) → T_{1H} (8-bit)
→ T_{1L} (8-bit)

TCON (TIMER CONTROL) * 8-bit register (SFR)



Count = maximum - need + 1
Count

If timer act as counter ^{eg:} to count currency

TCON - bit addressable, 8-bit, Special functⁿ Register.
It consists of timer and register Interrupts.

If TRO = 1 timer starts else stop.

External Interrupt and internal interrupt will be
for. up " " timer " " counter.

C/T = 0 ⇒ Timer
= 1 ⇒ counter.

DELAY PROGRAM

- Assume the processor is clocked by a 12 MHz crystal.
- i.e., timer clock i/p will be $12 \text{ MHz} \div 12$ i.e. 1 MHz.

The time taken for timer to make one increment is
 $= \frac{1}{1 \text{ MHz}} = 1 \mu\text{s}$

For a time delay of $n \mu\text{s}$, the timer has to make n increments

$2^{16} = 65536$ is the max. no. of count possible for a 16 bit timer

THDL = Hexadecimal of max count - next count + 1

Program:

```
main: CLR PI.2
      ACALL delay
      SETB PI.2
      ACALL DELAY
      SJMP main.
```

Delay: MOV TMOD, #01H Mode 2

MOV TLO, #0CH } Count

MOV TH0, #FEH }

MOV TCON, #10H Mode 2 timer work

Count: JNB TFO, wait [First overflow flag = 1, automatically 0]

CLR TRO

CLR TFO

RET.

Delay count = 500

eg: $65536 - 500 + 1 = 65036 = (\text{FE0C})_{16}$

Procedure


1: Set the mode.

2: Give the count

3: Start the timer

8253/8254 Programmable Interval Timer.

Architecture:



D7	1	24	VCC
D6	2	23	WR
D5	3	22	RD
D4	4	21	CS
D3	5	20	G1
D2	6	19	A0
D1	7	18	A0 CLK 2
D0	8	17	Gate 2
CLK 0	9	16	Gate 2
OUT 0	10	15	CLK 1
Gate 0	11	14	OUT 1
GND	12	13	Gate 1

A	A1	
0	0	Counter 0
0	1	Counter 1
1	0	Control word Reg.
1	1	Counter 2
X	X	No Selection

The INTEL 8253 and 8254 are programmable interval timers designed for μp to perform timing & counting functions using 3, 16 bit registers. Each counter has 2 i/p pins i.e. clock ~~and~~ gate and one pin for output. To operate a counter a 16 bit count is load in its register on command it begins to decrement the counter until it reaches a count ~~that can~~ then it generate a pulse that can be used interrupt the CPU.

Features of 8253

It has 3 independent 16 bit down counters

It can handle i/p from 0 to 10MHz.

These 3 counters can be programmed either binary/bcd count. It is compatible with almost all μp & μc .

8254 has a powerful command called READBACK command which allows the user to check the count value, programmed mode, current mode & the current status of the counter.

8253/8254 can be operated in 6 diff. mod.

mod 0: (Interrupt or terminal count) It is used to generate an INTB to μp after a certain interval.

mod 1: programmable one shot

The gate i/p is used as a trigger i/p in this mode.

Mod 2: Wave generator

Whenever count = 0 another low pulse is generated

at the o/p and the counter will be reloaded

mod 3: Square wave gene

mod 4: Slow triggered mode (In this mode the o/p will remain high until timer has counted to zero. at which point the o/p will pulse low and then go high.

mod 5: H/w triggered mode this mode is similar to mod 4 except that counting is initiated by the gate i/p which means it is H/w triggered instead of slow triggered.



Logical Operation Instruction Set in 8051

8051/mnemonic Boolean operators

ANL → AND (RESET)

ORL → OR (SET)

XRL → XOR (CLEAR)

CPL → NOT

eg: ANL A, #n [AND each bit of A with the same bit of immediate number n, put the result in A].

BYTE LEVEL LOGICAL

ANL A, Rn

ORL A, #n

ORL A, address

ORL A, DDPT

CLR A

CPL A

XRL A, #n.

Number Conversions - AND.

Bit Level Logical Operations

ANL Cb AND C and the address bit put the result in L.

Bit Level Instruction

A	P0	DSCW
B	P1	TC0N
IE	P2	SC0N
IP	P3	

Rotate Instruction.

RL A, rotate the A register one bit position to left

RLC A

RRC A (Right Rotation)

RRC A → (carry)

Swap A

Arithmetic Instruction.

ADD/ADDC dest, SxL

SUB dest, SxL.

MUL AB

DIV AB

DA A [decimal adjust the A register]

