1/8/17

Module 1

Evolution of Microprocessor



2/8/17

8086 microprocessor Architecture & Signals.

CPU on a chip is MP — 16 bit

ALU/CU is intergrated on a chip.

MP is a brain

MC is a body

INTEL Developed 4004 in 1971 for calculation.

Data, Speed (no: of bits at one second), memory are Parameters of MP.



Register Bank

8086 – 16 bit data bus & 20 bit dataline

2^{20} data locations to store data. (1MB)

Flag — Control flag

Status flag – to store the status of ALU.

Memory Segmentation.



* Instruct^{n} pointer – offset address (Next instruction address)
* Stack pointer (SP) BP – Randomisation
* Source Index (SI)
* Destination Index (DI)

physical address = Segment x 10h + offset . —①

MP can understand only assembly language

Programmer writes instructions on mly. MP fetch this instruction from mly to MP. Then decode the instruction ie ~~4~~ 16 bit binary. Then executes the decoded instructions.

Code Segment – Includes programmer code.

Stack Segment – ordering the instruction (Push, Pop)

Data Segment – Data

Extra Segment – additional operations

Pipeline technology is used to speed up the operation

Bit Bus Interface unit and Execution unit are two parts.

BIU – fetches the instructions always

EU – Executes.

CS address - Starting address.
IP address - Address of executing instruction.
- offset address means file address in a folder.
- IP always increment address
SS address - Starting address of stack.
Stack pointer - points to data.

Working.

To ~~find~~ the ~~code segment~~ Physical address we use the above equation (eqn ①) for that we use an ALU (Σ) o/p of Σ goes to Memory Interface then fetches the instruction from ~~queue (FIFO)~~ M/y then insert into queue (FIFO). Then the first instruction moves to control S/m it decodes (assembly language to m/c language. Register Bank is handled by programmer. Data move to ALU from Register bank, then performs the operations. At last the final result is moved to Register Bank to store through A-BUS.

pipelining

8085: Non pipelined processor.



8086: pipelined processor

Disadvantages

Branching



1 → F1
2 → F2
3
4
5
6

overlapping ~~developing~~ fetching and execution.

← total time →

5/6/17

FLAG REGISTERS

X	X	X	X	OF	DF	IF	TF	SF	ZF	X	AF	X	PF	X	CF

Overflow flag
1 = overflow
0 = no "

Interrupt flag
1 = Enable Interr
0 = Disable "

Direction flag
1 = Auto decrement
0 = " Increment

Trap flag
1 = Single stepping
Carry from lower ~~flag~~ nibble to higher nibble.
0 = Do not perform.

Auxillary Flag

Zero flag, 1 = result = 0
0 = result ≠ 0

Sign flag
1 = MSB of result is 1 (-ve)
0 = MSB of result is 0 (+ve)

Parity flag
1 = even
0 = odd

Carry flag
1 = carry out of MSB
0 = No such carry

Parity: Depending on the no: of ones.

Auxillary:

H	L
0000 1	1011
0000 1	1011

+

If carry coming to HL from LL then this carry is stored in Auxillary flag

Zero 5 - 2 = 3, 0 will be Passed.
6 - 6 = 0 1 will be Passed.

* Sign flag – Signed numbers +ve or -ve
eg: 1001, (assume) -ve number.
unsigned number only +ve.

- In the case of overflow we can't use sign flag. It can be applied only to a range (0 – 7F)

* Trap flag: whenever an interrupt occurs during executing then we use debugging for that purpose we use this flag.

* Interrupt flag: Incoming call during a game

* Direction flag: To increment / decrement the execution of a set of instructions.

- Signed numbers.

-128 .... -10 .... +127

-80 ..... 100 ..... 7FH

eg: 37H 42H 0011 0111 37
29H 43H 0010 1001 29
0110 0000

CF = 0 SF = 0
PF = 1 OF = 0
ZF = 0

Memory Organization.

Physical Memory Organisation:

1MB

512 KB higher bank

512 KB lower bank

address range:

000 01H
000 03H
00005H
⋮
FFFFFH

Selected when $\overline{BHE}$ = 0

0000H
0002H
0004H
⋮
FFFFE

Selected when A_0 = 0.



* minimum mode → Single processor } Two mode of
maximum mode → Multi processor. } operations.

* $\overline{S_1}$, $\overline{S_2}$, $\overline{Test}$, ... becomes high when i/o = 0.

7/5/16 machine cycle

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	operations
0	0	0	→ INTA cycle (Acknowledgement)
0	0	1	→ I/O Read
0	1	0	→ I/O write
0	1	1	→ halt
1	0	0	→ opcode fetch
1	0	1	→ memory read
1	1	0	→ memory write
1	1	1	→ Inactive

Segment Selection.

S_4	S_3	Segments
0	0	ES
0	1	SS
1	0	CS/No segment
1	1	DS.

QS_1	QS_0	
0	0	– No operation.
0	1	– Opcode fetch
1	0	– the Queue cleared.
1	1	– fetch remaining instruction.

Reset – clear everything

Ready – The bus will ready to receive/send signals

Test – (min mode – only one MP
max mode – multiple MP) To test whether the MP is free or not.

QS_0, QS_1: at high voltage Instruct^{n} will fetch. (11) to check the status of queue.

S_0, S_1, S_2: Memory, i/o device, MP – status can be checked using the values of S_0, S_1, S_2.



Fig: HLD – HLDA

- memory and I/o don't have direct connection.
- To solve direct memory problems.

HLD & HLDA controls DMAC.

Here MP 8086 is the Bus Master. At Hold=1 MP releases the control. This information is acknowledgement to DMAC through HLDA. Then signals pass to I/o ~~now~~ now I/o is the bus master. A Then hold=0, again MP becomes the bus master

S_5 – INTR flag is accepted by this pin.

Minimum Mode Configuration.





HOLD: Locks the previous machine instruction till next instruction comes.
In the case of ~~lock~~ DMA lock doesn't ~~wait~~ wait.

- $\overline{R}$ get activates when 0 is input.

$\overline{BHE}$ - Bank High Enable. Values are inserted based on this value $\overline{BHE}$ (odd/even)

X $AD_0 - AD_{15}$: Address and data bus is combined into single bus. Thereby no: of lines is reduced.

NMI: (Non-Maskable Interrupt) - High priority int

INTR: (Interrupt Reques) - low priority.

CLK → It is an 8284 ic. & it is a signal

Minimum Mode Configuration: only one MP



- In bus only transmission but in latch storing also included
- ALE is used to identify address and data (Address Latch Enable)
  ALE=1 → (address pass), ALE=0 (data pass)

- $\overline{OE}$ (output Enable)
- If STB = 1 → address pass → latch Enable (unidirectio
- ALE = 0 → data pass (bidirection : TRANS-RECEIVER)

  ALE = 1 then $\overline{DEN}$ = 1 (no data pass)

  ALE = 0 then $\overline{DEN}$ = 0 (active)
- In address chip we need 3 latch bcz 20 bit addra
- In ~~addre~~ data " " 4 2 latch bcz 16 data.

$\overline{DEN}$	DT/$\overline{R}$	
1	X	Transreceiver is disabled.
0	0	Receive data
0	1	Transmit data

	M/$\overline{IO}$	$\overline{RD}$	$\overline{WR}$	
IOR	0	0	1	(I/O read)
IOWI	0	1	0	(I/O write)
MEMR	1	0	1	(M/y read)
MEMW	1	1	0	(M/y write)



DT/$\overline{R}$: (Data Transmit / Receive)

Control bus controls Read and Write.

- Vcc : min – Vcc = 1

  max – Vcc = 0.

Concept of 8284





A19 – A0

Multiplexing

21 + 21 = 42

by Multiplexing

21 lines

$\overline{BHE}$ S7 — A19 – A16 S6 – S3 — A15 – A0 D15 – D0

$\overline{BHE}$ / S7 A19/S6 ... A16/S3 — AD15 – AD0

(1) (4) (16) = 21 after demultiplexing

9/8/17 ~~Then demultiplex~~. MINIMUM MODE TIMING DIAGRAM.



Read cycle.

- MP knows when the operations is completed only using trigger.
- m/c cycle : instruct^{n} reading, fetching, executing...
- Time diagram includes the time taken for reading, fetching, executing... It takes only nano seconds.
- T_1 (triggers) - instruct^{n} fetching, identifying local^{l} address
- T_2 - Need data $\rightarrow \overline{R}=0$
- T_3 - Data Transmission
- T_4 : Data storing.
- $DT/\overline{R}$: $\overline{R}=0 \rightarrow$ Read
- ALE should be lowered first.



8086 - maximum mode configuration.



- Multiprocessor -
- $\overline{RQ}_0$ & $\overline{RQ}_1$ is used to identify which processor should be the busmaster.
- defaultly 8086 will be the busmaster - if 8089 requestes for the busmastership then 8086 grant the request.



- 8288 bus controller controls all the address & data bus.
- Information is given to Bus controller through 3 status signal $\overline{S}_0$, $\overline{S}_1$ $\overline{S}_2$

16

8288 OPERATIONS.

$\overline{S_2}$	$\overline{S_1}$	$\overline{S_0}$	PROCESSOR	
0	0	0	interrupt acknowledgment	$\overline{INTA}$
0	0	1	Read I/O Port	$\overline{IORC}$
0	1	0	write I/O port	$\overline{IOWC}$
0	1	1	Halt	
1	0	0	Instruction fetch	$\overline{MRDC}$ m/y
1	0	1	m/y read	$\overline{MRDC}$
1	1	0	m/y write	$\overline{MWTC}$
1	1	1	inactive	None.

- Using clock and 3 status we can understand the value of ALE
- If CLK - 1st state - address. - ALE = 1
- If CLK - 2nd state - Data. - ALE = 0
- DT = 1 → write DT = 0 → Read
- AMWTC - Advanced memory write controller.
  MRDC - Memory Read controller.
  MWTC - Memory write controller.

Comparison b/w 8086 and 8088.

8088	8086
• 16 bit processor with 16 bit ALU and 8 bit data bus.	• 16 bit processor with 16 bit ALU and 16 bit data bus.
• Memory banking not needed hence ckt is simpler.	• Memory is divided into two banks and ckt is more complex.
• Since data bus is 8 bit, it can transfer one byte in one cycle hence it is slower.	• Since data bus is 16 bit, it can transfer two bytes in one cycle hence it is faster.
• $\overline{BHE}$ is not needed instead as a signal called SS0 used for single stepping	• $\overline{BHE}$ is needed to enable the heighee bank
• Pre fetch queue is 4 bytes	• pre fetch queue is 6 byte.
• It uses $\overline{I/O}$ or $\overline{M}$ comp ackible with 8086	• It uses M or $\overline{I/O}$ to differentiate between m/y & I/O operation