
3 KOM 1 TIMER - delay 200109. Denigned for Small applications and dedicated applicat program is writting in ROM - permanent Input is giren by user it is stored in RAMEDIAN A Mc is present in mouse keyboard, sumoke, A/c, Ty,... In typ we can change the paogram but not in Mc. Me is an enkegaaked ciacuik knak is programmed to do a specific kask. Mc all really just minicomputer Me are used for specific applications It is used to do Small & dedicated kask. · Mc uncopaeake nox oncy ALU & CU bux alao mly and I/o porks Mo: of build-in are developed world's 1st uc TEXAS instruments TM51000 in 1971 Marriadus Amelos leakoures Different blow Mp and Mc MP ΜС Incoparates ALU, CU, Prgm mly (RON Incoparate ALU and control unit , RAM, Daka mly) and I/o Ports enternal M/j Ekenal Mly is required Addition of oncy if the build-in my is make sim bulky and


in am flicien x >www.ktustudents.

High computing power limited computing power. ix is used in special purpose it is uned in general purpoapplicath eg: becurity sim, se appuiait eg: pc inarrumental, viduo games nemote controls, ... -) Fearure of Mc Bus widen - 4 bir, & bir, 16 Bir, 32 bir 808-8051-8 bix MC Memory Size - 8051 has 129 byte RAM and 4Kb ROM. - 8052 has 256 bytes of RAM 4 8kb ROM. -MOTROLAS HE GRHCII has 256 by kes of RAM and 8kb ROM -INDESE 9031 has no som * Noto Inskauctions: - Complex instruction bet computer (6150) - heduced n * No: of build-in peripherals: -9051 has 4 I/o port and two counters. * Memory Anchikature: -Nonneumann and Harward architecture. * Speed: Me Selection Selection to a of the hight the for an applicath is the most impartant part of the film denign. The flot


designes has to fust of all clearly determine the note of Mc in his denign. He has to then begin a Bearch for the Mc Khax will meck his requirements. This is done by referring to the literature such as books and data sheets. Factors that should taken into considuath are: · meeting the computing needs of the tank at hand efficiently and cosx effectively. · Availability of Glw development took truch as compiler, assemble and debbuggers. · Wide availability and reliable hower of the bun widkn= memory hise. noing bir in peripherals **KTUStudents** speed power connumpth Package type Quantity required (manufacturing cosx) development hupport Availability. Embedded - build in memory Harvard- different memory locations for different Signals Princeton-Common memory Location for all.

8051-intel - 1st designed Me







ALE = 1 addies buss , ALE = 0 data bus EA [Fnable External Access]: only ROM (external) ALGU (8) Internal RAM - 128 bytes Internal ROM - + Kb Enternal RAM - 64 Kb Enternal ROM - 64 Kb this pin only works when into Rom is diseased EA = 0 ou can acuss external ROM IN ROM Ent ROM 8051 has 4 posts. They are Po, Pi, Pz, P3 pout are bit addressible means individually constrol. Each part has 8 lines Alternating function to avoid woostage Daxa Processor + memory + ports = Mc Biducctional: operanks are skoud in sugishering: accumulator, b Po-Py parallel mov A, Ro Starting A Times clk isp - fox delay - counted after counting MOV A, RI thin signal pass to prousition then clock freque. PSN (prgm Status word) - about the runult (+ counting using a lougger (assy, patity of not patity) Flags WR, RD week with External RAM. WR = 0 RAM active (writing into to RAM) Address Program Status Enable (PSEN) Identify the location Phogm Counter & Data Portr Used to read to from ROM PC- address of next instruction DPTR- address of the data.



/	1 Was a second with the second		
	Special function Registers.	, F	3) PEW Cfiag augistics
	Name function RAM address	11	P(ON Power Control 87
1.	A Accumulated OFO	12	DSW Progress Status 000 more and a market
2.	B Anithmetic OFO	131	Scot Serial port control 98: Addres range:
3.	DPH Addaeshing External 83	WIF!	SBUF berial port data aq 80h-FFh buffer
4	DPL " 82	15	5p Stack pointer 81711-12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
5-	LE Interrupt Enable OA8 Control	16	TMOD Time/counter mode: 11 39 KTUStudents Control
s q lo	IP Intermpt priority 088. Po Ho post latch 80 Pr ", A0 Pr ", A0 Pr ", A0 Register is a main part in the ele and rocessors that provide a fast way to collect and toxe data. If we want to manipulate data with controller practice by performing addition, rubstraction is contit do that directly in my but it needs registed process and street the data. Me contain serveral ype of registers that can be classified according their contain mainly 2 types of register. 1) General Purpose Register. 2) Special Purpose Register.	18 14 20	Took Timer Counter control 888. The Timer of Low buyte 80 The Timer of high byte 80 The Timer of high byte 80 The Timer of high byte 819. SFR (Special funct) Augisters) are upper RAM mly in the 8051 Mc kness sugisters contain all peripheral related registers like Po, P1, P2, P3. Timers and counters, serial Ports by INTR reglated register. The SFR mly address from 80h - FFn. The SFR " implemented by bit address registers and byte address register. The segisters, accumulator, Po, P1 P2 P3, TE sugister are bit addressible. Remaining all are byte address the bit addressible in Me registers where data is Stored, If one could manipulate its content bit by bit is called bit addressible. If however you could manipulate the contents





Es: Enable / disable Renial port interrupt

Eri: " Times 1 overflow interrupt.

EXI: Enable/ 11 Enternal Interrupto.

upon renek the Interrupt have the following priority. The interrupt with the highest priority gets serviced fing

ITMI

RESET : ODODN

KTUStudents

Dedication to Success

KITU

STACK: address hange: 0 + . 1F