

The University of Georgia

CSEE 4280: Lab 5:

Designing the Toy Processor Datapath
Group 8: Habilou Sanwidi, Kingsley Sitz
School of Electrical and Computer Engineering
University of Georgia

hss67466@uga.edu, KingsleySitz@gmail.com

Contributions: Please list contributions (in estimated percentages) of each member in the following categories.

- Pre-lab design and analysis: Habilou 50% Kingsley 50%
- In-lab module and testbench design Habilou 50% Kingsley 50%
- In-lab testbench simulation and analysis Habilou 50% Kingsley 50%
- In-lab FPGA synthesis and analysis Habilou 50% Kingsley 50%
- Lab report writing
 Habilou 50% Kingsley 50%

ABSTRACT

Now we have built all the necessary components for the Toy Processor. We will connect the Datapath and the controller to finish the implementation. You will then validate our design by simulating the behavior of your Toy Processor for a simple program.


I. INTRODUCTION

A. Prelab

Instruction	Input	Memory Address
RESET	0000 0000	0000 0000
ADD	0000 0001	0000 0001
170	1010 1010	0000 0010
CLR	0000 0100	0000 0011
ADD	0000 0001	0000 0100
254	1111 1110	0000 0101
SUB	0000 0010	0000 0110
1	0000 0001	0000 0111
STORE	0001 0000	0000 1000
255	1111 1111	0000 1001
CLR	0000 0100	0000 1010
BNZ	0000 1000	0000 1011
254	1111 1110	0000 1100

II. IMPLEMENTATION DETAILS

A. Controller Schematic




B. Controller Testbench

```
1 // Verilog test fixture created from schematic E:\Digital D
  2
     `timescale lns / lps
  3
  5 module toy sch toy sch sch tb();
  6
        reg CLK = 1'b0;
  8
       reg RST = 1'b0;
  9
       reg [7:0] D IN;
        wire S0;
  10
        wire S1;
 11
 12
        wire S2;
 13
        wire S3;
        wire S4;
 14
        wire S5;
 15
       wire MEM EN;
 16
       wire R W;
 17
 18
       wire [7:0] D OUT;
       wire [7:0] A;
 19
 20
     // Instantiate the UUT
 21
       toy sch UUT (
 22
           .CLK(CLK), .RST(RST), .D IN(D IN),
 23
           .SO(SO), .S1(S1), .S2(S2), .S3(S3),
 24
           .S4(S4), .S5(S5), .MEM EN(MEM EN),
 25
           .R_W(R_W), .D_OUT(D_OUT), .A(A)
 26
 27
        );
 28
        initial begin
 29
           CLK = 1'b1;
 30
           RST = 1'b1;
 31
          D IN = 8'b00000000;
 32
 33
           #10; //50ns
 34
           CLK = ~CLK;
 35
           #50; //100ns
 36
           CLK = ~CLK;
 37
 38
           #40;
          RST = 1'b0;
 39
           #10; //150
 40
 41
           CLK = ~CLK;
           #50; //200
 42
           CLK = ~CLK;
 43
           #40;
 44
          D IN = 8'b00000001;
 45
           #10; //250
 46
           CLK = ~CLK;
  47
                11000
```

```
wire [7:0] A;
19
20
21 // Instantiate the UUT
       toy sch UUT (
22
23
         .CLK(CLK), .RST(RST), .D IN(D IN),
          .SO(SO), .S1(S1), .S2(S2), .S3(S3),
24
          .S4(S4), .S5(S5), .MEM EN(MEM EN),
25
26
          .R W(R W), .D OUT(D OUT), .A(A)
       );
27
28
       initial begin
29
          CLK = 1'b1;
30
          RST = 1'b1;
31
         D IN = 8'b000000000;
32
33
          #10; //50ns
34
         CLK = ~CLK;
35
          #50; //100ns
36
37
          CLK = ~CLK;
          #40;
38
         RST = 1'b0;
39
          #10; //150
40
          CLK = ~CLK;
41
         #50; //200
42
43
         CLK = ~CLK;
          #40;
44
         D IN = 8'b00000001;
45
         #10; //250
46
         CLK = ~CLK;
47
          #50; //300
48
         CLK = ~CLK;
49
50
         #40;
         D IN = 8'b000000000;
51
52
          #10; //350
          CLK = ~CLK;
53
          #50; //400
54
          CLK = ~CLK;
55
          #40;
56
57
         D IN = 8'b10101010;
         #10; //450
58
59
          CLK = ~CLK;
          #50; //500
60
         CLK = ~CLK;
61
          #40;
62
         D IN = 8'b000000000;
63
         #10; //550
64
         CLK = ~CLK;
65
```

III. Analysis Error

A. Waveform



The Waveform obtained confirms the correctness of our module because we were able to replicate the waveform given in the lab instruction.

IV. CONCLUSION

We were able to create a controller and confirmed its functionality by creating a testbench and obtaining a waveform identical to the one given in the lab instruction.