Lecture22:
NMOS inverter (2)

Sung-Min Hong (smhong@gist.ac.kr)

Semiconductor Device Simulation Lab.
School of Electrical Engineering and Computer Science
Gwangju Institute of Science and Technology

Noise margin

- Verbatim
  - “(It) is the maximum amount of degradation (noise) at the input that can be tolerated before the output is affected significantly.”



Noise margin of CS stage

- Let's calculate $NM_L = V_{IL}$.
  - In this case, (blue curve)

$$V_{out} = V_{DD} - \frac{1}{2}\mu_n C_{ox}\frac{W}{L}R_D(V_{in} - V_{TH})^2$$

  - Taking the differentiation w. r. t. V_{in},

$$\frac{\partial V_{out}}{\partial V_{in}} = -\mu_n C_{ox}\frac{W}{L}R_D(V_{in} - V_{TH})$$

  - At $V_{in} = V_{IL}$, the slope becomes -1,

$$NM_L = V_{IL} = \frac{1}{\mu_n C_{ox}\frac{W}{L}R_D} + V_{TH}$$

  - (Stronger NMOS yields a reduces NM_L.)

Common-source

- Common-source configuration
  - It can be used as an inverter.
  - It can be used as an amplifier.
  - $\frac{dV_{out}}{dV_{in}}$ is the voltage gain.



RC circuit

- Consider a serial RC circuit.
  - The KCL states

$$\frac{V_{out} - V_{in}}{R} + C\frac{dV_{out}}{dt} = 0$$

  - Assume a step-wise change of V_{in} at $t = 0$. It becomes V_{DD}.
  - Initial output voltage is V_0.
  - Its solution is given by

$$V_{out}(t) = V_{DD} + (V_0 - V_{DD})\exp\left(-\frac{t}{RC}\right)$$



Speed of inverter (1/4)

- VTC merely describes the DC behavior.
  - Input voltages with different frequencies (1 kHz, 1 MHz, 1 GHz, …)
  - Time-dependent behavior



Speed of inverter (2/4)

- A rapid transition of V_{in} from V_{DD} to 0
  - The capacitor should be charged.



Speed of inverter (3/4)

- Simply, it is a RC circuit.
  - Then, the solution is simply

$$V_{out}(t) = V_{out}(0^-) + [V_{DD} - V_{out}(0^-)]\left(1 - \exp\frac{-t}{R_D C_L}\right)$$

  - Since $\exp(-3) \approx 0.05$, after $3R_D C_L$, V_{out} reaches $0.95\ V_{DD}$.

  - Yes, it takes time to get the stable output voltage…
  - The delay restricts the maximum signal frequency.

Speed of inverter (4/4)

- A rapid transition of V_{in} from 0 to V_{DD} to 0
  - At the initial phase, the resistor does not conduct.
  - Also the MOSFET is operated in its saturation mode. Then,

$$I_{D,sat} + C_L \frac{dV_{out}}{dt} = 0$$



Origin of C_L?

- Consider an inverter chain.
  - Then, what is the load capacitance for the first stage?



- Interconnect