


QMTECH CYCLONEV CORE BOARD

USER MANUAL(QUARTUS 15.1)



Preface

The QMTECH® Cyclone V SDRAM Development Kit uses Intel(Altera) 5CEFA5F23 device to demonstrate the industry's lowest system cost and power, along with performance levels that make the device family ideal for differentiating your high-volume applications. You'll get up to 40% lower total power compared with the previous generation, efficient logic integration capabilities, integrated transceiver variants, and SoC FPGA variants with an ARM®-based hard processor system (HPS).

Table of Contents

1. QUARTUS PRIME 15.1 INSTALLATION.....	3
2. FPGA PROJECT COMPILE, *.SOF DOWNLOAD AND *.JIC PROGRAM.....	7
2.1 CREATE NEW PROJECT.....	7
2.2 COMPILE THE PROJECT.....	12
2.3 PIN ASSIGNMENT.....	13
2.4 DOWNLOAD *.SOF INTO FPGA.....	15
2.5 PROGRAM*.JIC INTO SPI FLASH.....	18
3. SignalTap II LOGIC ANALYZER.....	22
4. REFERENCE.....	27
5. REVISION.....	28


上海勸謀電子科技有限公司



1. Quartus Prime 15.1 Installation

The revolutionary Intel® Quartus® Prime Design Software includes everything you need to design for Intel® FPGAs, SoCs, and CPLDs from design entry and synthesis to optimization, verification, and simulation. Dramatically increased capabilities on devices with multi-million logic elements are providing designers with the ideal platform to meet next-generation design opportunities.

The Intel® Quartus® Prime Software design flow comprises of the following high-level steps:



The Quartus Prime software version 15.1 supports the following device families: Stratix IV, Stratix V, Arria II, Arria V, Arria V GZ, Arria 10, Cyclone IV, Cyclone V, MAX II, MAX V, and MAX 10 FPGA. Below image shows the startup UI of Quartus II Prime 15.1:




Figure 1-1. Quartus II Prime 15.1

After the Quartus II Prime 15.1 is correctly installed, users still need to install the device package from Intel official website. Below lists the download center address:

<https://www.intel.com/content/www/us/en/programmable/downloads/download-center.html>

In the Intel Download Center website, select the tab of ‘Select by Device’ and then all the available device packages will be listed as below image. The device used in this user manual is Cyclone V E series and the detailed chip part number is 5CEFA5F23I7N, so please download the device package for Quartus II 15.1: cyclonev-15.1.0.185.qdz.

Software Selector




Figure 1-2. Download Device Package

Open Quartus II 15.1, Click Tools → Install Device and then select the downloaded device package:




Figure 1-3. Install Device Package

Below window will pop up and click Next:




Figure 1-4. Install Device Package

Choose the Download Directory where contains the cyclonev-15.1.0.185.qdz file:




Figure 1-5. Choose Device Package

Choose the device package needs to be installed and click Next:




Figure 1-6. Install the Device Package

User could also install the device package by using Quartus II Prime 15.1 Device Installer directly:




Figure 1-7. Device Installer

2. FPGA Project Compile, *.Sof Download and *.jic Program

2.1 Create New Project

Click 【File】→【New Project Wizard...】 to create a new project:




Figure 2-1. Create New Project

Choose 【New Quartus Prime Project】:




Figure 2-2. New Quartus Prime Project

In below 【New Project Wizard】 page, choose Next:




Figure 2-3. New Project Wizard

Set the target working folder below 【What is the working directory for this project?】 . Set the new project name below 【What is the name of this project?】 . And finally set the example project name: Test01_Project_LED shown as below.




Figure 2-4. Set Working Directory and Project Name

Select 【Empty Project】 and then click Next:




Figure 2-5. Create Empty Project

If user already has some source code, please add all these necessary files in this step:




Figure 2-6. Add Source Code

Choose the FPGA Chip number: 5CEFA5F23I7N




Figure 2-7. Select Device

Summary page will be shown and click 【Finish】 if there's nothing needs to be changed:




Figure 2-8. Project Summary Page

After the Empty Project created, below image will be shown:




Table 2-1. Empty Project

Users may add example source file Test01_Project_LED.v into this Empty Project shown as below:




Table 2-2. Add Source File




Table 2-3. Add Source File

After the newly added source file loaded into project, user can view the source code shown as below:

```

Quartus Prime Lite Edition - E:/Altera/Cyclone_V/Software-5CEFA5/Test01_Project_LED/Test01_Project_LED - Test01_Project_LED
File Edit View Project Assignments Processing Tools Window Help
Project Navigator Hierarchy Test01_Project_LED
Entity-Instance Cyclone V: 5CEFA5F237 Test01_Project_LED
1 //timescale 1ns / 1ps
2
3 //Company: Engineer:
4
5 //Create Date: 13:40:55 02/28/2016
6 //Design Name: Test01_Project_LED
7 //Module Name: Test01_Project_LED
8 //Project Name: Test01_Project_LED
9 //Target Devices:
10 //Tool versions:
11 //Description:
12 //Dependencies:
13 //Revision:
14 //Revision 0.01 - File Created
15 //Additional Comments:
16
17 module Test01_Project_LED(
18     input sys_clk,
19     input sys_rst_n,
20     output led_1,
21     output led_2
22 );
23
24     parameter DLY_CNT = 32'd50000000;
25     parameter HALF_DLY_CNT = 32'd25000000;
26
27     (*mark_debug = "true")reg r_led;
28     (*mark_debug = "true")reg [31:0]count;
29
30     //counter control
31     always@(posedge sys_clk or negedge sys_rst_n)
32     begin
33         if(sys_rst_n)
34             begin
35                 count <= 32'd0;
36             end
37         else if(count == DLY_CNT)
38             begin
39                 count <= 32'd0;
40             end
41         else
42             begin
43                 count <= 32'd0;
44             end
45     end
46 endmodule

```

Figure 2-9. View of Source Code

2.2 Compile the Project

Users could use the button 【Start Compilation – Ctrl + L】 shown in below image to compile the project:

```

Quartus Prime Standard Edition - E:/Altera/Software/Test01_Project_LED/Test01_Project_LED - Test01_Project_LED
File Edit View Project Assignments Processing Tools Window Help
Project Navigator Hierarchy Test01_Project_LED
Entity-Instance Cyclone V: 5CEFA2F23C8 Test01_Project_LED
1 //timescale 1ns / 1ps
2
3 //Company: Engineer:
4
5 //Create Date: 13:40:55 02/28/2016
6 //Design Name: Test01_Project_LED
7 //Module Name: Test01_Project_LED
8 //Project Name: Test01_Project_LED
9 //Target Devices:
10 //Tool versions:
11 //Description:
12 //Dependencies:
13 //Revision:
14 //Revision 0.01 - File Created
15 //Additional Comments:
16
17 module Test01_Project_LED(
18     input sys_clk,
19     input sys_rst_n,
20     output led_1,
21     output led_2
22 );
23
24     parameter DLY_CNT = 32'd50000000;
25     parameter HALF_DLY_CNT = 32'd25000000;
26
27     (*mark_debug = "true")reg r_led;
28     (*mark_debug = "true")reg [31:0]count;
29
30     //counter control
31     always@(posedge sys_clk or negedge sys_rst_n)
32     begin
33         if(sys_rst_n)
34             begin
35                 count <= 32'd0;
36             end
37         else if(count == DLY_CNT)
38             begin
39                 count <= 32'd0;
40             end
41         else
42             begin
43                 count <= 32'd0;
44             end
45     end
46 endmodule

```

Figure 2-10. Compilation

There will be compilation report after the compile finished, in which shows the info like logical element resource usage, how many PLLs are used, etc. Below image shows an example Compilation Report:




Figure 2-11. Compilation Report

2.3 PIN Assignment

There are several ways to assign the Pins for the example project. Method 1: Choose **【Assignment】** → **【Pin Planner】**:




Figure 2-12. Pin Planner

Below image shows PIN settings for this test example:




Figure 2-13. PIN Assignment

Method 2: Prepare a *.csv file from other project, then use 【Assignment】 → 【Import Assignment】 to import the existing *.csv file to allocate the Pin assignment:




Figure 2-14. Import Assignment

2.4 Download *.sof into FPGA

After the test example correctly compiled, the Quartus will generate a *.sof file which could be directly loaded into FPGA to check whether implemented functions perform as expected. User could use 【Tools】 → 【Programmer】 to start a new download:




Figure 2-15. Programmer

Make sure the USB Blaster's cable are correctly connected to FPGA's JTAG port before using Programmer to download *.sof file. Then click 【Auto Detect】 to check the hardware setup is okay or not:




Figure 2-16. JTAG Setup

Below image shows the FPGA has been detected by the Programmer:




Figure 2-17. Detect FPGA

Users click 【None】 column to choose the *.sof file to be loaded into FPGA.




Figure 2-18. Choose *.sof File

Then toggle 【Program/Configure】 and click the 【Start】 button to start a new program:




Figure 2-19. Program *.sof

If the *.sof file is correctly programmed, the Progress bar will show info like: **100% (Successful)**. Then users could check whether the LEDs on FPGA board blinking or not.




Figure 2-20. Program Successful

2.5 Program*.jic into SPI Flash

QMTECH_CycloneV_5CEFA5 core board has mounted an external SPI Flash with 16MB capacity. The hardware design chooses Active Serial x 1 method to make the FPGA could boot up from external SPI Flash after power on. In this section, it describes how to program eternal SPI Flash through JTAG port. The SPI Flash is non-volatile device which means the programmed *.jic file will never lose its content after power down.

The SPI Flash programming file *.jic is converted by *.sof file described in previous chapter. So make sure *.sof could be correctly running on FPGA before performing below steps. Step1: choose the Quartus II Prime 15.1 file convert tool by click 【File】→【Convert Programming File】:




Figure 2-21. Convert Programming File Tool

Change the settings following below figure: choose EPCQ128, generated file name output_file.jic, etc.




Figure 2-22. Configure Convert Programming File Tool

Click the 【Advanced...】 option, and set these below two options in the red rectangle in Disable status:




Figure 2-23. Advanced Options

Select 【Flash Loader】 and then click 【Add Device】 button:




Figure 2-24. Flash Loader

Choose the target Flash Loader device: 5CEFA5:




Figure 2-25. Flash Loader for 5CEFA5

Select 【SOF Data】 and then choose 【Add File...】 to add the verified *.sof file. And then click 【Generate】 to generate the output_file.jic file:




Figure 2-26. Generate *.jic File

After the output_file.jic correctly generated, run the 【Tools】 → 【Programmer】 . And then click 【Add File...】 to choose the output_file.jic.




Figure 2-27. Choose *jic File

Toggle 【Program/Configure】 and then click 【Start】 button to program the external SPI Flash. Program status will be shown in the 【Progress】 bar. After the *.jic correctly programmed, user may repower on the board to check whether the FPGA could boot from external SPI Flash.




Figure 2-28. Program *.jic

3. SignalTap II Logic Analyzer

The SignalTap II Embedded Logic Analyzer is a system-level debugging tool that captures and displays signals in circuits designed for implementation in Intel's FPGAs. The user is expected to have access to a computer that has Quartus II 15.1 software installed. The detailed example in this chapter was obtained using Quartus II version 15.1, but newer versions of the software can also be used.

After successfully compiling the Test04_project_SDRAM_A5 project and setting pin assignments, select SignalTap II Logic Analyzer from the tools dropdown menu (as shown below). Ensure the JTAG programmer (USB Byte Blaster) is connected between the board and the computer.




Figure 3-1. Open SignalTap II Logic Analyzer

Below image shows the UI of the SignalTap II:




Figure 3-2. SignalTap II Logic Analyzer UI

Below image shows the settings of the Test04_project_SDRAM example project:





Figure 3-3. SignalTap II Logic Analyzer Main Window

Double click the **【Node】** column shown in the above image. Below window will pop up and user clicks the **【List】** button to add the signals need to be monitored:



All the signals added in the above step will be displayed in the **【setup】** page. Please also select the signal sampling clock **【DRAM_CLK】**:




Figure 3-4. Sampling Signals and Clocks

User needs to click the **【Compile】** button shown in the below image to recompile the whole project. Then user may download the newly compiled *.sof into FPGA.




Figure 3-5. Compile the SignalTap II Projects

User could click the button **【AutoRun Analysis】** or button **【Run Analysis】** to start the waveform capture:




Figure 3-6. Start Capture

Below two images show the SDRAM data write and SDRAM data read:




Figure 3-7. Waveform for Writing Data into SDRAM




Figure 3-8. Waveform for Reading Data from SDRAM

4. Reference

- [1] 5cefa5-sdram-20200910-V01.pdf
- [2] db-fpga-cyclonev-5cefa5f23.pdf
- [3] cv_5v2_Cyclone V Device Handbook.pdf
- [4] an662_Arria V and Cyclone V Design Guidelines.pdf
- [5] cv_51001_Cyclone V Device Overview.pdf
- [6] cv_51002_Cyclone V Device Datasheet.pdf
- [7] pcg-01014_Cyclone® V Device Family Pin Connection Guidelines.pdf

上海勸謀電子科技有限公司



QMTECH

QMTECH_CycloneV_5CEFA5 User Manual(Quartus 15.1)-V01

5. Revision

Doc. Rev.	Date	Comments
0.1	10/09/2020	Initial Version.
1.0	11/20/2020	Formal Release.

上海勸謀電子科技有限公司

