

## R32V2020 Programmer's Reference Card (2019-08-10)

Category	Name	Format	Syntax
System	No Operation	NO_ARGS	<b>nop</b>
	Halt and Catch Fire		<b>hcf</b>
Arithmetic	Add registers Add immediate	BIN_DEST TBD	<b>add rd,rs2,rs1</b> <b>addi r6,rs,imm16</b>
	Subtract registers (rd=rs1-rs2) Subtract immediate	BIN_DEST TBD	<b>sub rd,rs2,rs1</b> <b>subi rd,rs,imm16</b>
	Multiply registers Multiply immediate	BIN_DEST TBD	<b>mul rd,rs2,rs1</b> <b>muli rr,r2,imm16</b>
Logical	OR registers OR immediate	BIN_DEST TBD	<b>or rd,rs2,rs1</b> <b>ori r6,rs,imm16</b>
	AND registers AND immediate	BIN_DEST TBD	<b>and rd,rs2,rs1</b> <b>andi r6,rs,imm16</b>
	XOR registers XOR immediate	BIN_DEST TBD	<b>xor rd,rs2,rs1</b> <b>xori r6,rs,imm16</b>
Shift	Shift left by 1	UN_DEST	<b>sll rd,rs1</b>
	Shift left by 8	UN_DEST	<b>sl8 rd,rs8</b>
	Shift right by 1	UN_DEST	<b>srl rd,rs1</b>
	Shift right by 8	UN_DEST	<b>sr8 rd,rs8</b>
	Rotate left by 1	UN_DEST	<b>roll rd,rs1</b>
	Rotate right by 1	UN_DEST	<b>rorl rd,rs1</b>
	Arithmetic Shift right by 1	UN_DEST	<b>asr rd,rs1</b>
Compare	Compare Compare Immediate	BIN_CMP TBD	<b>cmp rs2,rs1</b> <b>cmpi rs,imm16</b>
Swap	Swap Endian	UN_DEST	<b>ens rd,rs1</b>
Immediate	Load immediate lower	IMM_DEST	<b>lil rd,imm16</b>
	Load immediate upper	IMM_DEST	<b>liu rd,imm16</b>
	Load immediate extended	IMM_DEST	<b>lix rd,imm20</b>
Load/Stores Data [p] post incr	Load Data Byte	R6_DEST	<b>ldb[p] rd</b>
	Load Data Short	R6_DEST	<b>lds[p] rd</b>
	Load Data Long	R6_DEST	<b>ldl[p] rd</b>
	Store Data Byte	UN_R6_DEST	<b>sdb[p] rs1</b>
	Store Data Short	UN_R6_DEST	<b>sds[p] rs1</b>
	Store Data Long	UN_R6_DEST	<b>sdl[p] rs1</b>
Load/Stores Peripheral [p] post incr	Load Peripheral Byte	R5_DEST	<b>lpb[p] rd</b>
	Load Peripheral Short	R5_DEST	<b>lps[p] rd</b>
	Load Peripheral Long	R5_DEST	<b>lpl[p] rd</b>
	Store Peripheral Byte	UN_R5_DEST	<b>spb[p] rs1</b>
	Store Peripheral Short	UN_R5_DEST	<b>sps[p] rs1</b>
	Store Peripheral Long	UN_R5_DEST	<b>spl[p] rs1</b>
Stack	Push to stack	UN_R4_DEST	<b>push rs1</b>
	Pull from stack	R5_DEST	<b>pull rd</b>

	Store to stack	UN_R4_DEST	<b>sss rs1</b>
	Load from stack	R5_DEST	<b>lss rd</b>
Branches	Branch Always	ADDR	<b>bra addr</b>
	Branch if equal to zero (ALU)	ADDR	<b>bez addr</b>
	Branch if equal to one (ALU)	ADDR	<b>be1 addr</b>
	Branch if not zero (ALU)	ADDR	<b>bnz addr</b>
	Branch if carry clear (ALU)	ADDR	<b>bcc addr</b>
	Branch if carry set (ALU)	ADDR	<b>bcs addr</b>
	Branch if less than (cmp)	ADDR	<b>blt addr</b>
	Branch if greater than (cmp)	ADDR	<b>bgt addr</b>
	Branch if equal (cmp)	ADDR	<b>beq addr</b>
	Branch if not equal (cmp)	ADDR	<b>bne addr</b>
	Branch to subroutine	ADDR	<b>bsr addr</b>

## Instruction Format

Format	D31..D24	D23..D20	D19..D16	D15..D12	D11..D00
ADDR	OPCODE	Sign-Extended Offset (24-bits) *			
BIN_CMP	OPCODE	X	rs2	rs1	X
BIN_DEST	OPCODE	X	rs2	rs1	X
IMM_DEST	OPCODE	rd	Signed-Extended Immed (20-bits) **		
NO_ARGS	OPCODE	X	X	X	X
R4_DEST	OPCODE	rd	X	(r4)	X
R5_DEST	OPCODE	rd	X	(r5)	X
R6_DEST	OPCODE	rd	X	(r6)	X
R7_DEST	OPCODE	rd	X	(r7)	X
UN_DEST	OPCODE	rd	X	rs1	X
UN_R4_DEST	OPCODE	(r4)	X	rs1	X
UN_R5_DEST	OPCODE	(r5)	X	rs1	X
UN_R6_DEST	OPCODE	(r6)	X	rs1	X

\* 24-bit range = -8,388,608 to 8,388,607

\*\* 20-bit range = -524,288 to 524,287

\*\*\* 16-bit range = -32,768 to 32,767

(rN) = register as pointer to address space

## Register Aliases

### Special Purpose Registers

r0 = ZERO (0x00000000)	r4 = SAR (Stack Pointer)
r1 = ONE (0x00000001)	r5 = PAR (Peripheral Pointer)
r2 = MINUS 1 (0xFFFFFFFF)	r6 = DAR (Data Pointer)
r3 = Condition Code Register	r7 = PC (Program Counter)

### General Purpose Registers

r8 = GP0  
r9 = GP1  
r10 = GP2  
r11 = GP3  
r12 = GP4  
r13 = GP5  
r14 = GP6  
r15 = GP7