



HW5

Youzhe Dou

1.



$$A: V_{sg} = |V_{dd} - V_{LT}| \quad V_{sd} = V_{sd1}$$

$$B: V_{sg} = V_{sd1} - V_{LT} = V_{sd} = V_{sd1} - V_{LT} \Rightarrow \text{saturation}$$

$$I_D = \frac{\beta_p}{2} \left[2(V_{LT} - V_{tp})V_{sd1} - V_{sd1}^2 \right]$$

$$= \frac{\beta_p}{2} (V_{dd} - V_{LT} - V_{tp} - V_{sd1})^2$$

$$V_{sd1} = V_{dd} - V_{LT} - \frac{\sqrt{2I_D}}{\sqrt{\beta_p}}$$

$$I_D = \frac{\beta}{4} (V_{dd} - V_{LT} - |V_{tp}|)^2$$

$$NMOS: \text{parallel} \Rightarrow \frac{\beta_n}{2} \text{ and Both in saturation}$$

$$I_D = \frac{\beta_n}{2} (V_{LT} - V_{tn})^2 \times 2$$

$$\beta_n \cdot (V_{LT} - V_{tn})^2 = \frac{\beta_p}{4} (V_{dd} - V_{LT} - |V_{tp}|)^2$$

~~$$\sqrt{\frac{\beta_n \times 4}{\beta_n}} (V_{LT} - V_{tn}) = (V_{dd} - V_{LT} - |V_{tp}|) \Rightarrow V_{LT}$$~~

$$(V_{LT} - V_{tn})^2 = \frac{\beta_p}{4\beta_n} (V_{dd} - V_{LT} - |V_{tp}|)^2 \quad V_{LT}(11-00) = \frac{V_{tn} + \frac{1}{2}\sqrt{\beta_p/\beta_n}(V_{dd} - |V_{tp}|)}{1 + \frac{1}{2}\sqrt{\beta_p/\beta_n}}$$

$$00 \rightarrow 01 \text{ or } 00 \rightarrow 10 \Rightarrow \text{simple inverter} \Rightarrow V_{LT} = \frac{V_{tn} + \sqrt{\beta_p/\beta_n}(V_{dd} - |V_{tp}|)}{1 + \sqrt{\beta_p/\beta_n}}$$

$$\text{Sub: } \beta_p = 5.4 \times 4 = 21.6 \quad \beta_n = 19.6$$

$$00 \rightarrow 01 (10) : V_{LT} = 2.543 \text{ V}$$

$$00 \rightarrow 11 \quad V_{LT} = 1.952 \text{ V}$$

$$t_r = \frac{C_L}{\beta_p (V_H - |V_{tp}|)} \left\{ \frac{2|V_{tp}|}{V_H - |V_{tp}|} + \ln \left[\frac{2(V_H - |V_{tp}|)}{V_L} - 1 \right] \right\} = 0.0374 \mu s$$

$$\begin{matrix} 01 \\ 10 \end{matrix} \rightarrow 00 \quad t_r' = t_r = 0.0374 \mu s$$

$$11 \rightarrow 00 \quad t_r' = 2t_r = 0.0748 \mu s$$

$$t_f = \frac{C_L}{\beta_n (V_H - V_{tn})} \left\{ \frac{2V_{tn}}{V_H - V_{tn}} + \ln \left[\frac{2(V_H - V_{tn})}{V_L} - 1 \right] \right\} = 0.0412 \mu s$$

$$00 \rightarrow 01 \text{ or } 10 \quad t_f' = t_f = 0.0412 \mu s$$

$$00 \rightarrow 11 \quad t_f' = \frac{1}{2} t_f = 0.0206 \mu s$$


2.

(a)

For a 2-inputs NOR gate, the worst case rising time should be the transition (11-00) and the worst case falling time should be the transition (00-01). After some adjustment to equalize the worst rise and fall time, I came to the following W/L ratio for each gate:

PMOS: 30/2 (2700 nm / 180 nm)

NMOS: 3/2 (270 nm / 180 nm)



(b)


```
module HW5 (A, B, out, vdd, vss );  
  inout vdd,vss,A,B,out;  
  nor #0.03 net1(out,A,B);  
endmodule
```

```
// Verilog stimulus file.  
// Please do not create a module in this file.  
// Default verilog stimulus.
```


```


initial
begin
    io_A = 1'bz;
    io_B = 1'bz;
    io_out = 1'bz;
    io_vdd = 1'bz;
    io_vss = 1'bz;
#5
    io_A = 1'b1;
    io_B = 1'b1;
#5
    io_A = 1'b0;
    io_B = 1'b0;
#5
    io_A = 1'b0;
    io_B = 1'b1;
#20 $finish;
end

```



(c)





```
File Help 5
@(#)SCDS: LVS.exe version 5.1.0 11/22/2011 01:35 (cicln04) $

Command line: /cadence/install/IC5141/tools.lnx86/dfII/bin/32bit/LVS.exe -dir /raid/fall2016/dyouzhe1/LVS -l -s -t /raid/fal
Like matching is enabled.
Net swapping is enabled.
Using terminal names as correspondence points.

Net-list summary for /raid/fall2016/dyouzhe1/LVS/layout/netlist
count
6      nets
5      terminals
2      pmos
2      rmos

Net-list summary for /raid/fall2016/dyouzhe1/LVS/schematic/netlist
count
6      nets
5      terminals
2      pmos
2      rmos

Terminal correspondence points
N1      N1      A
N3      N3      B
N5      N4      out
N2      N2      vdd
N0      N0      vss

Devices in the netlist but not in the rules:
pmos rmos

The net-lists match.


layout schematic
instances
un-matched 0 0
rewired 0 0
size errors 0 0
pruned 0 0
active 4 4
total 4 4

nets
```


(d)

2(d)

$$F = (\overline{A}B + \overline{C}D)\overline{E} = \overline{(\overline{A}B + \overline{C}D)\overline{E}} = \overline{(A + \overline{B}) \cdot (C + \overline{D}) + \overline{E}}$$






Best case

worst t_n : $A = C = E = 0$


worst t_f : $\overline{B} = \overline{D} = 0$ $B = D = 1$

sizing shown in diagram.







DC analysis for worst case rise and fall time.



Worst fall time=0.17 ns



Worst rise time =0.096 ns



$$peak\ power = peak\ current * voltage\ supply = 648.2 * 10^{-6} * 5 = 3.241 * 10^{-3} w$$