

## nRF51 Series Reference Manual

Version 3.0.1

The nRF51 series offers a range of ultra-low power System on Chip solutions for your 2.4 GHz wireless products. With the nRF51 series you have a diverse selection of devices including those with embedded *Bluetooth*<sup>®</sup> low energy and/or ANT™ protocol stacks as well as open devices enabling you to develop your own proprietary wireless stack and ecosystem.

The nRF51 series combines Nordic Semiconductor's leading 2.4 GHz transceiver technology with a powerful but low power ARM® Cortex™-M0 core, a range of peripherals and memory options. The pin and code compatible devices of the nRF51 series offer you the most flexible platform for all your 2.4 GHz wireless applications.



# **Contents**

1 Revision history	8
2 About this document	g
2.1 Peripheral naming and abbreviations	
2.2 Register tables	
2.2.1 Fields and values	
3 System overview	11
3.1 Summary	11
3.2 Block diagram	
3.3 System blocks	12
3.3.1 ARM® Cortex <sup>™</sup> -M0	
3.3.2 2.4 GHz radio	
3.3.3 Power management	
3.3.4 PPI system	
3.3.5 Debugger support	
4 CPU	14
5 Memory	15
5.1 Functional description	
5.1.1 Memory categories	
5.1.2 Memory types	15
5.1.3 Code memory	16
5.1.4 Random Access Memory	
5.1.5 Peripheral registers	
5.2 Instantiation	
6 Non-Volatile Memory Controller (NVMC)	
6.1 Functional description	
<u> </u>	
6.1.2 Writing to User Information Configuration	<del>-</del>
6.1.3 Erase all	
6.1.4 Erasing a page in code region 1	
6.1.5 Erasing a page in code region 0 6.2 Register Overview	
6.3 Register Details	
0.5 Register Details	13
7 Factory Information Configuration Register	rs (FICR)21
7.1 Functional description	
7.2 Override parameters	
7.3 Register Overview	
7.4 Register Overview	22



8 User Information Configuration Registers (UICR)	
8.1 Functional description	
8.2 Register Overview	
8.3 Register Details	
9 Memory Protection Unit (MPU)	
9.1 Functional description	
9.1.1 Inputs	28
9.1.2 Output	29
9.1.3 Output decision table	29
9.1.4 Exceptions from table	29
9.1.5 NVM protection blocks	30
9.2 Register Overview	
9.3 Register Details	31
10 Peripheral interface	37
10.1 Functional description	
10.1.1 Peripheral ID	37
10.1.2 Bit set and clear	38
10.1.3 Tasks	38
10.1.4 Events	38
10.1.5 Shortcuts	
10.1.6 Interrupts	38
11.1 Functional description	40
12 Power management (POWER)	
12.1 Functional description	42
12.1.1 Power supply	
12.1.2 Internal LDO setup	
12.1.3 DC/DC converter setup	
12.1.4 Low voltage mode setup	
12.1.5 System OFF mode	
12.1.6 Emulated System OFF mode	
12.1.7 System ON mode	44
12.1.8 Power supply supervisor	45
12.1.9 Power-fail comparator	45
12.1.10 RAM blocks	46
12.1.11 Reset	46
12.1.12 Power-on reset	46
12.1.13 Pin reset	46
12.1.14 Wakeup from OFF mode reset	46
12.1.15 Soft reset	
12.1.16 Watchdog reset	
12.1.17 Brown-out reset	
12.1.18 Retained registers	
<u> </u>	
12.2 Register Overview	
12.1.19 Reset behavior	



	12.3 Register Details	48
40		
13	Clock management (CLOCK)	
	13.1 Functional description	
	13.1.1 HFCLK clock controller	
	13.1.2 LFCLK clock controller	
	13.1.3 Calibrating the 32.768 kHz RC oscillator	
	13.1.4 Calibration timer	
	13.2 Register Overview	
	13.3 Register Details	53
14	General-Purpose Input/Output (GPIO)	56
	14.1 Functional description	56
	14.2 Register Overview	57
	14.3 Register Details	57
15	GPIO tasks and events (GPIOTE)	70
	15.1 Functional description	
	15.1.1 Pin events and tasks	
	15.1.2 Port event	
	15.1.3 Task and events pin configuration	
	15.2 Register Overview	
	15.3 Register Details	
16	Programmable Peripheral Interconnect (PPI)	
	16.1 Functional description	
	16.1.1 Pre-programmed channels	
	16.2 Register Overview	
	16.3 Register Details	75
17	2.4 GHz Radio (RADIO)	81
	17.1 Functional description	81
	17.1.1 EasyDMA	81
	17.1.2 Packet configuration	82
	17.1.3 Maximum packet length	82
	17.1.4 Address configuration	82
	17.1.5 Received Signal Strength Indicator (RSSI)	83
	17.1.6 Data whitening	83
	17.1.7 CRC	83
	17.1.8 Radio states	84
	17.1.9 Maximum consecutive transmission time	85
	17.1.10 Transmit sequence	85
	17.1.11 Receive sequence	87
	17.1.12 Interframe spacing	88
	17.1.13 Device address match	88
	17.1.14 Bit counter	
	17.1.15 Bluetooth trim values	89
	17.2 Register Overview	90
	17.3 Register Details	91
12	Timer/counter (TIMER)	aa
10	18.1 Functional description	
	+0.+   GIICHOHGI GCJCHDHOH	



18.1.1 Capture	100
18.1.2 Compare	100
18.1.3 Task delays	
18.1.4 Task priority	
18.2 Register Overview	
18.3 Register Details	101
19 Real Time Counter (RTC)	103
19.1 Functional description	
19.1.1 Clock source	
19.1.2 Resolution versus overflow and the PRESCALER	103
19.1.3 The COUNTER register	104
19.1.4 Overflow features	
19.1.5 The TICK event	
19.1.6 Event Control feature	
19.1.7 Compare feature	
19.1.8 TASK and EVENT jitter/delay	
19.1.9 Reading the COUNTER register	
19.2 Register Overview	
19.3 Register Details	109
20 Watchdog timer (WDT)	112
20.1 Functional description	112
20.1.1 Reload criteria	112
20.1.2 Temporarily pausing the watchdog	112
20.1.3 Watchdog reset	
20.2 Register Overview	
20.3 Register Details	113
21 Random Number Generator (RNG)	115
21.1 Functional description	
21.1.1 Digital error correction	
21.1.2 Speed	
21.2 Register Overview	
21.3 Register Details	
22 Temperature sensor (TEMP)	117
22.1 Functional description	
22.2 Register Overview	
22.3 Register Details	
22 AES Electronic Codobook mode encurtion (ECP)	110
23 AES Electronic Codebook mode encryption (ECB)	
23.1 Functional description	
23.1.1 EasyDMA	
23.1.2 ECB Data Structure23.1.3 Shared resources	
23.1.3 Shared resources	
23.3 Register Details	
25.5 negister betails	120
24 AES CCM Mode Encryption (CCM)	
24.1 Functional description	
24.1.1 Encryption	



	24.1.2 Decryption	122
	24.1.3 AES CCM and RADIO concurrent operation	122
	24.1.4 Encrypting packets on-the-fly in radio transmit mode	122
	24.1.5 Decrypting packets on-the-fly in radio receive mode	123
	24.1.6 CCM data structure	124
	24.1.7 EasyDMA and ERROR event	125
	24.1.8 Shared resources	125
	24.2 Register Overview	125
	24.3 Register Details	125
25	Accelerated Address Resolver (AAR)	128
	25.1 Functional description	128
	25.1.1 Resolving a resolvable address	
	25.1.2 Use case example for chaining RADIO packet reception with resolve the AAR	
	25.1.3 IRK data structure	129
	25.1.4 EasyDMA	129
	25.1.5 Shared resources	129
	25.1.6 Register Overview	129
	25.1.7 Register Details	130
26	Serial Peripheral Interface (SPI) Master	132
	26.1 Functional description	
	26.1.1 SPI master mode pin configuration	
	26.1.2 Shared resources	
	26.1.3 SPI master transaction sequence	
	26.2 Register Overview	
	26.3 Register Details	
27	CDI Clave (CDIC)	127
<b>Z</b> /	SPI Slave (SPIS)	
	27.1 Pin configuration	
	27.2 Shared resources	
	27.3 EasyDMA	
	27.4 SPI slave operation	
	27.5 Register Overview	
	27.6 Register Details	140
28	I <sup>2</sup> C compatible Two Wire Interface (TWI)	144
	28.1 Functional description	
	28.2 Master mode pin configuration	
	28.3 Shared resources	
	28.4 Master write sequence	
	28.5 Master read sequence	
	28.6 Master repeated start sequence	
	28.7 Register Overview	
	28.8 Register Details	148
29	Universal Asynchronous Receiver/Transmitter (UART)	151
	29.1 Functional description	
	29.2 Pin configuration	
	29.3 Shared resources	
	29.4 Transmission	152
	29.5 Reception	152



	29.6 Suspending the UART	153
	29.7 Error conditions	
	29.8 Using the UART without flow control	153
	29.9 Parity configuration	153
	29.10 Register Overview	153
	29.11 Register Details	154
30 C	Quadrature Decoder (QDEC)	157
<b>.</b> .	30.1 Functional description	
	30.1.1 Pin configuration	
	30.1.2 Sampling and decoding	
	30.1.3 LED output	
	30.1.4 Debounce filters	
	30.1.5 Accumulators	
	30.1.6 Output/input pins	
	30.2 Register Overview	
	30.3 Register Details	
21 A	Analog to Digital Converter (ADC)	164
<b>J</b>	31.1 Functional description	
	31.1.1 Usage	
	31.1.2 One-shot / continuous operation	
	31.1.3 Configuration	
	31.1.4 Input voltage range	
	31.1.5 Using a voltage divider to lower ADC input voltage	
	31.1.6 Input impedance	
	31.1.7 Shared resources	
	31.2 Register Overview	
	31.3 Register Details	167
32 I	ow Power Comparator (LPCOMP)	169
<b>J</b> L	32.1 Functional description	
	32.2 Pin configuration	
	32.3 Shared resources	
	32.5 Register Details	
	32.3 Negister Details	170
33 S	oftware Interrupts (SWI)	173
	32.1 Functional description	172



# 1 Revision history

Date	Version	Description
December 2016	3.0.1	Updated content:
		Section 5.2 Instantiation
		<ul> <li>Section 12.1.3 DC/DC converter setup</li> </ul>
		<ul> <li>Section 12.1.15 Soft reset</li> </ul>
		<ul> <li>Section 12.1.19 Reset behavior</li> </ul>
		<ul> <li>Section 13.1.2 LFCLK Clock controller</li> </ul>
		<ul> <li>Section 13.3, Table 71: LFCLKSRC</li> </ul>
		<ul> <li>Section 13.3, Table 73: XTALFREQ</li> </ul>
		<ul> <li>Section 19.2, Table 152: Instances</li> </ul>
		<ul> <li>Section 29.11, Table 287: Baudrate</li> </ul>
		<ul> <li>Chapter 31, Analog to Digital Converter</li> </ul>
September 2014	3.0b	Added content:
		<ul> <li>Software Interrupts chapter</li> </ul>
		Updated content:
		Power chapter
November 2013	2.1	Updated content:
		Table 6 on page 19.
		Figure 72 on page 181
		• Section 31.4.5 on page 185



## 2 About this document

This reference manual is a functional description of all the modules and peripherals supported by the nRF51 series and subsequently, is a common document for all nRF51 System on Chip (SoC) devices.

**Note:** nRF51 SoC devices may not support all the modules and peripherals described in this document and some of their implemented modules may have a reduced feature set. Please refer to the individual nRF51 device product specification for details on the supported feature set, electrical and mechanical specifications, and application specific information.

### 2.1 Peripheral naming and abbreviations

Every peripheral has a unique name or an abbreviation constructed by a single word, e.g. TIMER. This name is indicated in parentheses in the peripheral chapter heading. This name will be used in CMSIS to identify the peripheral.

The peripheral instance name, which is different from the peripheral name, is constructed using the peripheral name followed by a numbered postfix, starting with 0, for example, TIMERO. A postfix is normally only used if a peripheral can be instantiated more than once. The peripheral instance name is also used in the CMSIS to identify the peripheral instance.

### 2.2 Register tables

Individual registers are described using register tables. These tables are built up of two sections. The first three rows, which are shaded blue, describe the position and size of the different fields in the register. The following rows, beginning with the row shaded green, describes the fields in more detail.

#### 2.2.1 Fields and values

The Id (Field Id) row specifies which bits that belong to the different fields in the register.

A blank space means that the field is reserved and that it is read as undefined and must be written as '0' to secure forward compatibility. If a register is divided into more than one field, a unique field name is specified for each field in the **Field** column.

If a field has enumerated values, then every value will be identified with a unique value Id in the **Value Id** column. Single-bit bit-fields may however omit the "Value Id" when values can be substituted with a Boolean type enumerator range, for example, True, False; Disable, Enable, and On, Off, and so on.

The Value column can be populated in the following ways:

- Individual enumerated values, for example, 1, 3, 9.
- Range values, e.g. [0..4], that is, all values from and including 0 and 4.
- Implicit values. If no values are indicated in the **Value** column, all bit combinations are supported, or alternatively the field's translation and limitations are described in the text instead.

If two or more fields are closely related, the value ID, value, and description may be omitted for all but the first field. Subsequent fields will indicate inheritance with "..".

When a row in a register table contains the word **Deprecated** it means this is an attribute applied to a feature to indicate that it should not be used for new designs.

Table 1: Example register table

Bit I	numb	er		31 30	29	28 2	27 2	6 25	5 24	23	22	21	. 20	19	18	17	16	15	14	13	12	11 :	LO	9	8	7	5 5	5 4	3	2		. 0 A
Res	et			0 0	0	0 (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	) (	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value	•					De	escr	ipti	ion																			
Α	RW	WEN								to	_	nly a			,								•				ded ctiv					
			Ren	0						R	ead	l on	ly a	cce	ess																	
			Wen	1						W	/rite	e Er	nab	led																		



Bit number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A
Reset		0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id RW Field	Value Id	Value	Description
	Een	2	Frase enabled



## 3 System overview

### 3.1 Summary

The nRF51 series of System on Chip (SoC) devices embed a powerful yet low power ARM® Cortex<sup>™</sup>-M0 processor with our industry leading 2.4 GHz RF transceivers. In combination with the very flexible orthogonal power management system and a Programmable Peripheral Interconnect (PPI) event system, the nRF51 series enables you to make ultralow power wireless solutions.

The nRF51 series offers pin compatible device options for *Bluetooth* low energy, proprietary 2.4 GHz, and ANT™ solutions giving you the freedom to develop your wireless system using the technology that suits your application the best. Our unique memory and hardware resource protection system allows you to develop applications on devices with embedded protocol stacks running on the same processor without any need to link in the stack or strenuous testing to avoid application and stack from interfering with each other.

### 3.2 Block diagram

This block diagram illustrates the overall system. Arrows with white heads indicate signals that share physical pins with other signals.






Figure 1: Block diagram

## 3.3 System blocks

This section contains descriptions of the main blocks that make up the nRF51 series.

#### 3.3.1 ARM® Cortex™-M0

A low power ARM® Cortex™-M0 32 bit CPU is embedded in all nRF51 series devices. The ARM® Cortex™-M0 has a 16 bit instruction set with 32 bit extensions (**Thumb-2® technology**) that delivers high density code with a small memory footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM® Cortex™-M0 CPU makes program execution simple and highly efficient.



The ARM® Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM® Cortex-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM® Cortex-M3 and ARM® Cortex-M4 based devices.

#### 3.3.2 2.4 GHz radio

The nRF51 series ultra-low power 2.4 GHz GFSK RF transceiver is designed and optimized to operate in the worldwide ISM frequency band at 2.400 GHz to 2.4835 GHz. Configurable radio modulation modes and packet structure makes the transceiver interoperable with *Bluetooth* low energy (BLE), ANT $^{\text{TM}}$ , Gazell, Enhanced Shockburst $^{\text{M}}$ , and a range of other 2.4 GHz protocol implementations.

The transceiver receives and transmits data directly to and from system memory. It is stored in clear text even when encryption is enabled, so packet data management is flexible and efficient.

#### 3.3.3 Power management

The nRF51 series power management system is orthogonal and highly flexible with only simple ON or OFF modes governing a whole device. In System OFF mode, everything is powered down but sections of the RAM can be retained. The device state can be changed to System ON through reset or wake up from all GPIOs. When in System ON mode, all functional blocks are accessible with each functional block remaining in IDLE mode and only entering RUN mode when required.

#### 3.3.4 PPI system

The Programmable Peripheral Interconnect (PPI) enables different peripherals to interact autonomously with each other using tasks and events without use of the CPU. The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another. A task is connected to an event through a PPI channel.

#### 3.3.5 Debugger support

The 2 pin Serial Wire Debug interface (provided as a part of the Debug Access Port, DAP) offers a flexible and powerful mechanism for non-intrusive program code debugging. This includes adding breakpoints in the code and performing single stepping.



## 4 CPU

A low power ARM® Cortex™-M0 32 bit CPU is embedded in all nRF51 series devices. The ARM® Cortex™-M0 has a 16 bit instruction set with 32 bit extensions (**Thumb-2® technology**) that delivers high density code with a small memory footprint. By using a single-cycle 32 bit multiplier, a 3-stage pipeline, and a Nested Vector Interrupt Controller (NVIC), the ARM® Cortex™-M0 CPU makes program execution simple and highly efficient.

The data alignment in nRF51 implementation is Little Endian.

The ARM® Cortex Microcontroller Software Interface Standard (CMSIS) hardware abstraction layer for the ARM® Cortex-M processor series is implemented and available for M0 CPU. Code is forward compatible with ARM® Cortex-M3 based devices.

For further information on the embedded ARM® Cortex<sup>™</sup>-M0 CPU, see *ARM Cortex M0*.



## **5 Memory**

## 5.1 Functional description

All memory blocks and registers are placed in a common memory map.




Figure 2: Memory map

#### 5.1.1 Memory categories

There are three main categories of memory:

- · Code memory
- Random Access Memory (RAM)
- Peripheral registers (PER)

In addition, there is one information block (FICR) containing read only parameters describing configuration details of the device and another information block (UICR) that can be configured by the user.

#### 5.1.2 Memory types

The various memory categories can have one of the following memory types:

- Volatile memory (VM)
- Non-volatile memory (NVM)

Volatile memory is a type of memory that will lose its contents when the chip loses power. This memory type can be read/written an unlimited number of times by the CPU.

Non-volatile memory is a type of memory that can retain stored information even when the chip loses power. This memory type can be read an unlimited number of times by the CPU, but have restrictions on the number of times it can be written and erased<sup>1</sup> and also on how it can be written. Writing to non-volatile memory is managed by the Non Volatile Memory Controller (NVMC).

 $<sup>^{\</sup>scriptsize 1}$  See product specification for more information



#### 5.1.3 Code memory

The code memory is normally used for storing the program executed by the CPU, but can also be used for storing data constants that are retained when the chip loses power.

The code memory is non-volatile.

### 5.1.4 Random Access Memory

All RAM is volatile and always loses its content when the chip loses power.

Whether the RAM content is lost in System OFF power saving mode is dependent on the settings in the RAMON register in the POWER peripheral.

The system includes the following RAM (Random Access Memory) regions:

#### Data RAM

The Data RAM region is located in the SRAM segment of the System Address Map. It is possible to execute code from this region.

The RAM interface is divided into multiple RAM AHB (AMBA High-performance Bus) slaves.

Each RAM AHB slave is connected to one 4 kbyte RAM section, see Section 0 in *Figure 3: RAM mapping* on page 16.

A RAM block is defined as two RAM sections as illustrated in Figure 3: RAM mapping on page 16.




Figure 3: RAM mapping

See product specification for more information about how many blocks and RAM AHB slaves are implemented.

#### 5.1.5 Peripheral registers

The peripheral registers are registers used for interfacing to peripheral units such as timers, the radio, the ADC, and so on

Most peripherals feature an ENABLE register. Unless otherwise specified in the relevant chapter, the peripheral registers (in particular the PSEL registers) shall be configured prior to enabling the peripheral.



When switching from one peripheral to another sharing the same base address (see **Instantiation** below to find for which peripherals this is the case), one shall disable the other peripheral currently using the base address, configure the new settings, and then enable the new peripheral.

Note that tasks and events cannot be used prior to enabling the peripheral.

Some peripherals feature a POWER register. This register is not required to be used unless specifically required by a PAN (Product Anomaly Notice).

#### 5.2 Instantiation

**Table 2: Instantiation table** 

ID	Base address	Peripheral	Instance	Description
0	0x40000000	POWER	POWER	Power Control
0	0x40000000	CLOCK	CLOCK	Clock control
0	0x40000000	MPU	MPU	Memory Protection Unit
1	0x40001000	RADIO	RADIO	2.4 GHz radio
2	0x40002000	UART	UART0	Universal Asynchronous Receiver/Transmitter
3	0x40003000	SPI	SPI0	SPI master 0
3	0x40003000	TWI	TWI0	Two-wire interface master 0
4	0x40004000	TWI	TWI1	Two-wire interface master 1
4	0x40004000	SPI	SPI1	SPI master 1
4	0x40004000	SPIS	SPIS1	SPI slave 1
6	0x40006000	GPIOTE	GPIOTE	GPIO tasks and events
7	0x40007000	ADC	ADC	Analog to digital converter
8	0x40008000	TIMER	TIMERO	Timer 0
				This timer instance has 4 CC registers
				This timer instance supports BITMODE = 08Bit, 16Bit, 24Bit and 32Bit
9	0x40009000	TIMER	TIMER1	Timer 1
				This timer instance has 4 CC registers
				This timer instance supports BITMODE = 08Bit and 16Bit
10	0x4000A000	TIMER	TIMER2	Timer 2
				This timer instance has 4 CC registers
				This timer instance supports BITMODE = 08Bit and 16Bit
11	0x4000B000	RTC	RTC0	Real time counter 0
12	0x4000C000	TEMP	TEMP	Temperature Sensor
13	0x4000D000	RNG	RNG	Random Number Generator
14	0x4000E000	ECB	ECB	AES ECB Mode Encryption
15	0x4000F000	AAR	AAR	Accelerated Address Resolver
15	0x4000F000	CCM	CCM	AES CCM Mode Encryption
16	0x40010000	WDT	WDT	Watchdog Timer
17	0x40011000	RTC	RTC1	Real time counter 1
18	0x40012000	QDEC	QDEC	Quadrature decoder
19	0x40013000	LPCOMP	LPCOMP	Low power comparator
20	0x40014000	SWI	SWI0	Software interrupt 0
21	0x40015000	SWI	SWI1	Software interrupt 1
22	0x40016000	SWI	SWI2	Software interrupt 2
23	0x40017000	SWI	SWI3	Software interrupt 3
24	0x40018000	SWI	SWI4	Software interrupt 4
25	0x40019000	SWI	SWI5	Software interrupt 5
30	0x4001E000	NVMC	NVMC	Non Volatile Memory Controller
31	0x4001F000	PPI	PPI	PPI controller
N/A	0x10000000	FICR	FICR	Factory Information Configuration
N/A	0x10001000	UICR	UICR	User Information Configuration
N/A	0x50000000	GPIO	GPIO	General purpose input and output



## 6 Non-Volatile Memory Controller (NVMC)

### 6.1 Functional description

The Non-volatile Memory Controller (NVMC) is used for writing and erasing Non-volatile Memory (NVM).

Before a write can be performed the NVM must be enabled for writing in CONFIG.WEN. Similarly, before an erase can be performed the NVM must be enabled for erasing in CONFIG.EEN. The user must make sure that writing and erasing is not enabled at the same time, failing to do so may result in unpredictable behavior.

#### 6.1.1 Writing to the NVM

When writing is enabled, the NVM is written by writing a word to a word aligned address in the CODE or UICR. The NVMC is only able to write bits in the NVM that are erased, that is, set to '1'.

The same address in the NVM can only be written  $n_{WRITE}$  number of times before an erase must be performed using PAGEERASE or ERASEALL.

The time it takes to write a word to the NVM is specified by  $t_{WRITE}$  in the product specification. The CPU is halted while the NVMC is writing to the NVM.

Only word aligned writes are allowed. Byte or half word aligned writes will result in a hard fault.

#### 6.1.2 Writing to User Information Configuration Registers

UICR registers are written as ordinary non-volatile memory. After the UICR has been written, the new UICR configuration will only take effect after a reset.

#### 6.1.3 Erase all

When erase is enabled, the whole CODE and UICR can be erased in one operation by using the ERASEALL register. ERASEALL will not erase the Factory Information Configuration Registers (FICR).

The time it takes to perform an ERASEALL command is specified by  $t_{\text{ERASEALL}}$  in the product specification. The CPU is halted while the NVMC performs the erase operation.

#### 6.1.4 Erasing a page in code region 1

When erase is enabled, the NVM can be erased page by page using the ERASEPAGE register or the ERASEPCR1 register. After erasing a NVM page all bits in the page are set to '1'. The time it takes to erase a page is specified by t<sub>PAGEERASE</sub> in the product specification. The CPU is halted while the NVMC performs the erase operation. See *UICR* chapter for more information.

#### 6.1.5 Erasing a page in code region 0

ERASEPCRO is used to erase a page in code region 0. The ERASEPCRO register can only be accessed from a program running in code region 0.

To enable non-volatile storage for program running in code region 0, it is possible for this program to erase and rewrite any code page it designates for this purpose within code region 0. The ERASEPCRO can be used for this purpose. The ERASEPCRO register has a restriction on its use, enforced by the MPU, where only code running from code region 0 can write to it. It is possible for a program running from code region 0 to erase a page in code region 1 using ERASEPCR1.

The time it takes to erase a page is specified by t<sub>PAGEERASE</sub> in the product specification.



## **6.2 Register Overview**

#### **Table 3: Instances**

Base address	Peripheral	Instance	Description
0x4001E000	NVMC	NVMC	Non Volatile Memory Controller

#### **Table 4: Register Overview**

Register	Offset	Description
Registers		
READY	0x400	Ready flag
CONFIG	0x504	Configuration register
ERASEPAGE	0x508	Register for erasing a page in Code area
ERASEPCR1	0x508	Register for erasing a page in Code region 1. Equivalent to ERASEPAGE.
ERASEALL	0x50C	Register for erasing all non-volatile user memory
ERASEPCR0	0x510	Register for erasing a page in Code region 0
ERASEUICR	0x514	Register for erasing User Information Configuration Registers

## **6.3 Register Details**

#### **Table 5: READY**

Bit	numb	er		31	30 2	29	28 2	27 2	26 2	5 24	1 23	22	21 2	20 1	L9 1	8 1	7 1	6 1	5 1	4 13	3 12	11	10	9	8	7	6	5	4	3	2	1 0
Id																																Α
Re	et			0	0 (	) (	0 0	) (	0 0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0 (	) (	0 (
Id	RW	Field	Value Id	Val	ue						De	scri	otio	n																		
Α	R	READY									N'	VMC	is r	eac	dy o	r bı	JSY															
			Busy	0							N'	VMC	is k	ousy	y (oı	n-g	oing	g wi	rite	or e	eras	e op	oera	tior	า)							
			Ready	1							N'	VMC	is r	eac	ly																	

#### **Table 6: CONFIG**

Bit Id	numb	er		31 30	29 2	8 27	26	25 2	24 2	3 22	2 21	20	19	18	17 1	6 1	5 1	4 13	12	11	10	9	8 7	7 (	5 5	4	3		1 ( A A	
Res	et			0 0 (	0 0	0	0 (	0 0	0	0	0	0	0 (	0 (	0 0	0	0	0	0	0	0 0	) (	0 0	0	0	0	0	0	0 0	)
Id	RW	Field	Value Id	Value					D	esc	riptio	on																		
Α	RW	WEN							t	_	ram nly a l.			•							ο,									
			Ren	0					F	Reac	l onl	y a	cces	S																
			Wen	1					١	Nrit	e En	abl	ed																	
			Een	2					E	ras	e en	able	ed																	

#### **Table 7: ERASEPAGE**

Bit Id Res	numb	er							26 : A		Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α		Α	Α	Α	Α	A	Α	Α	Α	Α	0 A
Id	RW	Field	Value Id	Va	alue	Ü	Ü	Ü		Ü	_	_	ptic	_	-	Ü	Ü	Ü	Ü	Ü	Ü	Ů	Ü	Ü	Ü	Ü	Ü	Ü	Ü	Ů	Ů	Ü	Ü	Ü
Α	RW	ERASEPAGE									Th of by sp de th	e v firs CC ecil ecil vic e co	alud NF fica e yo ode	e is ord IG. tion ou a	the d in EEN n fo are	pa; l be r ir usi nay	ddrege). efor nfor ng. y re	ess No e th ma Att sult	to to to te per per per per per per per per per pe	the that page a ab pts	pag t co e ca bou	ge tode an b t th era	era era oe e ne t ise	ode e ei eras otal pag beh	rase hased. I co	ed. s to . See ode : that	(Ad be e pr size t ar	ena odu of e ou	ible uct the utsi	ed e				

#### Table 8: ERASEPCR1

Bit ı	numb	er		31	30	29	28	27	26	25	24	23	22 2	21	20 :	19	18 :	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	A	4	A	Α	A A	۹.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	A	١
Res	et			0	0	0	0	0	0	0	0	0	0 (	)	0 (	0	0 (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	)
Id	RW	Field	Value Id	Va	alue	•						De	scrip	otic	on																				
Α	RW	ERASEPCR1										Re	gist	er i	for e	era	sing	аŗ	pag	e ir	n Co	ode	reg	gior	n 1.	Eq	uiva	alen	t to	)					Ξ.
												ER	ASE	PΑ	GE.																				



#### **Table 9: ERASEALL**

Bit number Id		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A
Reset		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value Description
A RW ERASEALL	NoOperation Erase	Erase all non-volatile memory including UICR registers. Note that code erase has to be enabled by CONFIG.EEN before the UICR can be erased.  O No operation 1 Start chip erase

#### Table 10: ERASEPCR0

Bi	numb	er		31	L 30	29	28	27	26	25	24	4 2	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A	Α.	Α
Re	set			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	alue	:						D	esc	ripti	ion																				
Α	RW	ERASEPCR0										F	legi	ster	for	rsta	rtir	ng e	ras	e of	fap	oag	e in	Со	de	regi	ion	0							

The value is the address to the page to be erased (address of first word in page). Only page addresses in Code region 0 are allowed. This register can only be accessed from a program running in Code memory region 0. A hard fault will be generated if the register is attempted accessed from a program in RAM or Code memory region 1. Writing to ERASEPCRO from the Serial Wire Debug (SWD) will have no effect. CONFIG.EEN has to be set to enable erase. See product specification for information about the total code size of the device you are using. Attempts to erase pages that are outside the code area may result in undesirable behaviour, e.g. the wrong page may be erased.

#### **Table 11: ERASEUICR**

Bit ı	numbe	er		31	1 30	29	28	3 27	7 26	5 2!	5 24	4 2	3 2	2 2	1 2	0 1	9 1	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
Id																																				Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	) (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	alue							D	esc	ript	tior	1																				
Α	RW	ERASEUICR										F	Regi	iste iste IFIC	rs.	No	te t	tha	it c	ode	er	ase	ha	s to	b be	e er	nabl			ırat	ion					
			NoOperation	0								Ν	lo c	оре	rati	ion																				
			Erase	1								S	tar	t er	ase	e of	UI	CR																		



## 7 Factory Information Configuration Registers (FICR)

### 7.1 Functional description

Factory Information Configuration Registers are pre-programmed in factory and cannot be erased by the user. These registers contain chip specific information and configuration.

### 7.2 Override parameters

Factory Information Configuration Registers contain override parameters set during device calibration in production, which need to replace default settings in the RADIO. Override parameters and the RADIO mode they are used for varies between nRF51 devices. Read the OVERRIDDEN register to determine if the FICR contains override parameters for the radio mode you are going to use. If the FICR contains override parameters, they must be copied to the radio OVERRIDE registers before enabling the radio in that mode.

## 7.3 Register Overview

#### **Table 12: Instances**

Base address	Peripheral	Instance	Description
0x10000000	FICR	FICR	Factory Information Configuration Registers

#### **Table 13: Register Overview**

Register	Offset	Description	
Registers			
CODEPAGESIZE	0x010	Code memory page size	
CODESIZE	0x014	Code memory size	
CLENRO	0x028	Length of Code region 0 in bytes	Deprecated
PPFC	0x02C	Pre-programmed factory Code present	Deprecated
NUMRAMBLOCK	0x034	Number of individually controllable RAM blocks	
SIZERAMBLOCKS	0x038	RAM block size, in bytes	
SIZERAMBLOCK[0]	0x038	Size of RAM block 0, in bytes	Deprecated
SIZERAMBLOCK[1]	0x03C	Size of RAM block 1, in bytes	Deprecated
SIZERAMBLOCK[2]	0x040	Size of RAM block 2, in bytes	Deprecated
SIZERAMBLOCK[3]	0x044	Size of RAM block 3, in bytes	Deprecated
CONFIGID	0x05C	Configuration identifier	
DEVICEID[0]	0x060	Device identifier	
DEVICEID[1]	0x064	Device identifier	
ER[0]	0x080	Encryption Root, word 0	
ER[1]	0x084	Encryption Root, word 1	
ER[2]	0x088	Encryption Root, word 2	
ER[3]	0x08C	Encryption Root, word 3	
IR[0]	0x090	Identity Root, word 0	
IR[1]	0x094	Identity Root, word 1	
IR[2]	0x098	Identity Root, word 2	
IR[3]	0x09C	Identity Root, word 3	
DEVICEADDRTYPE	0x0A0	Device address type	
DEVICEADDR[0]	0x0A4	Device address 0	
DEVICEADDR[1]	0x0A8	Device address 1	
OVERRIDEEN	0x0AC	Override enable	
NRF_1MBIT[0]	0x0B0	Override value for NRF_1MBIT mode	
NRF_1MBIT[1]	0x0B4	Override value for NRF_1MBIT mode	
NRF_1MBIT[2]	0x0B8	Override value for NRF_1MBIT mode	
NRF_1MBIT[3]	0x0BC	Override value for NRF_1MBIT mode	
NRF_1MBIT[4]	0x0C0	Override value for NRF_1MBIT mode	
BLE_1MBIT[0]	0x0EC	Override value for BLE_1MBIT mode	
BLE_1MBIT[1]	0x0F0	Override value for BLE_1MBIT mode	
BLE_1MBIT[2]	0x0F4	Override value for BLE_1MBIT mode	
BLE_1MBIT[3]	0x0F8	Override value for BLE_1MBIT mode	
BLE 1MBIT[4]	0x0FC	Override value for BLE 1MBIT mode	



## 7.4 Register Details

#### **Table 14: CODEPAGESIZE**

Bit	numb	er		31 30 29 28 2	7 26 25 24 2	23 22 21	20 19	18 17	7 16 :	15 14	13 1	2 11	10	9 8	7	6	5	4 3	3 2	1	0
Id				A A A A A	AAAA	A A A	A A	A A	Α /	А А	A A	Α	A A	Α	Α	Α	Α.	A A	Α	Α	Α
Res	et			1 1 1 1 1	1 1 1 1	l 1 1	1 1	1 1	1 :	1 1	1 1	1	1 1	1	1	1	1	1 1	1	1	1
Id	RW	Field	Value Id	Value		Descript	on														
Α	R	CODEPAGESIZE				Code m	emory	page s	size												

#### **Table 15: CODESIZE**

Bit	numb	er		31 30	29	28 2	27 2	6 2!	5 24	23	22	21 2	20 1	9 18	17	16	15	14	13 1	L <b>2 1</b> :	1 10	9	8	7	6	5	4 3	2	1	0
Id				АА	Α.	A A	A A	Α	Α	Α	Α	A 4	۱ A	Α	Α	Α	Α	Α	Α /	A A	Α	Α	Α	Α	A	A A	۱ A	Α	Α	Α
Res	et			1 1	1	1 1	l 1	1	1	1	1	1 1	۱ 1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1 1	۱ 1	1	1	1
Id	RW	Field	Value Id	Value						De	scri	ptio	n																	
Α	R	CODESIZE								Co	ode	men	nory	size	e in	nun	nbe	r of	pag	es										
										To	otal	code	spa	ace i	s: C	ODE	EPA	GES	SIZE	* CC	DES	IZE								

#### Table 16: CLENR0

Bit Id Res	numb et	er		31 3 A A 1 1	0 29 A 1	28 A 1	27 A 1	26 A 1	25 A 1	24 A 1		22 A 1			19 A 1	18 A 1					4 13 A 1					8 A 1	7 A 1	6 A 1	5 A 1	4 A 1	3 A 1	2 A 1	1 A 1	0 A 1
Id	RW	Field	Value Id	Valu	e						De	scri	ipti	on																				
A	R	CLENRO		[0N	]						of us ch 1	f "Co sed nip, )). 1	th o ode wh see This	of control particular	ode age pre PFC gist	e re siz e-pı . N er	gio e" b rogr (ma can	n 0 oyte am ax v	in b es C me alu ly b	oyte OD d fa e) i	es. To EPA acto is (Covritto is Covritto i	GES ry C ODE en i	SIZE Code EPA if co	E. The is GES	nis r pre SIZE ent i	regis esen E * ( is 0:	stei nt o CC xFF	r is in th DDE FFF	onl ne SIZ FFF	у Е -				

#### Table 17: PPFC

Bit ı	nun	nbe	er		31 30 2	9 28	8 27	<b>2</b> 6	25 2	24 2	23 2	2 21	20	19	18	17 1	l <b>6 1</b> !	5 14	13	12 :	11 10	9	8	7	6	5	4	3	2 1	0
Id																								Α	Α	Α	Α	A A	A	Α
Res	et				1 1 1	1	1	1	1 1	1 1	1	1	1	1	1 :	1 1	1	1	1	1 :	l 1	1	1	1	1	1	1	1 1	1	1
Id	R	W	Field	Value Id	Value					0	Desc	ript	ion																	
Α	R		PPFC								Pre-	pro	grar	nm	ed fa	cto	ry C	ode	pre	sent	or n	ot								
				NotPresent	0xFF						Not	pres	sent	t																
				Present	0x00						Pres	ent																		

#### **Table 18: NUMRAMBLOCK**

Bit ı	numb	er		31 30 29 28 21	7 26 25 24	1 23 22 21 2	0 19 1	.8 17 :	16 15	14 13	3 12 :	11 10	9	8	7 6	5	4	3 2	2 1 0
Id				A A A A A	AAA	AAAA	A A A	A A	A A	A A	Α /	А А	Α	A A	Α	Α	Α	A A	AA
Res	et			1 1 1 1 1	1 1 1	1 1 1 1	1 1	. 1 :	l 1	1 1	1 :	1 1	1	1 1	1	1	1	1 1	1 1
Id	RW	Field	Value Id	Value		Description	n												
Α	R	NUMRAMBLOCK				Number o	f indiv	dually	cont	rollab	le RA	M blo	cks						

#### **Table 19: SIZERAMBLOCKS**

Bit	numb	er		31 30 29 28 2	27 26 25 24 23	22 21 20 1	9 18 17 16	15 14	13 12	11 10	9 8	3 7	6	5 4	4 3	2	1 0
Id				A A A A A	A A A A	AAAA	A A A	A A	A A	A A	A A	Α	Α	A A	Α	A A	A A
Res	et			1 1 1 1 1	1111	1 1 1 1	1 1 1	1 1	1 1	1 1	1 1	1	1	1 1	. 1	1 1	l 1
Id	RW	Field	Value Id	Value	De	scription											
Α	R	SIZERAMBLOCKS			R.A	AM block siz	e, in bytes										

#### Table 20: SIZERAMBLOCK[n]

Bit	numb	er		31 30 29 28 2	7 26 25 24 23 22 21 20 19	18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
Id				A A A A A		<b>A A A A A A A A A A A</b>	AAAAA
Res	et			1 1 1 1 1	. 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1
Id	RW	Field	Value Id	Value	Description		
Α	R	SIZERAMBLOCK			Size of RAM blo	ock n, in bytes	

#### **Table 21: CONFIGID**

Bit number	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
Id	B												
Reset	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1												
Id RW Field Value Id	Value Description												
A R HWID	Identification number for the HW												



Bit	numb	er		31 3	0 29	28	27	26	25	24	23	22	21	20 1	19 1	18 1	L7 1	l6 1	5 1	4 13	12	11	10	9	8	7	6	5 4	3	2	1	0
Id				ВВ	В	В	В	В	В	В	В	В	В	ВЕ	3 E	ВЕ	3 E	3 A	A	Α	Α	Α	Α	Α	A	A A	A A	۱ A	Α	Α	Α	Α
Res	et			1 1	1	1	1	1	1	1	1	1	1	1 1	1 1	1 1	. 1	1	. 1	1	1	1	1	1	1 :	1 1	L 1	. 1	1	1	1	1
Id	RW	Field	Value Id	Valu	e						De	scri	ptic	n																		
В	R	FWID									Id	enti	fica	tion	nu	ımb	er f	or t	he	FW 1	hat	is p	re-	load	ded	into	the	e	De	pre	cat	ed
											ch	nip																				

#### Table 22: DEVICEID[n]

Bit	numb	er		31 30	29	28	3 27	<b>2</b> 6	25	24	23	22 2	21 2	20 19	18	17	16	15 :	L4 1	3 12	2 11	10	9	8	7	6 !	5 4	3	2	1 0
Id				А А	Α	Α	Α	Α	Α	Α	Α	A 4	۱ 4	A A	Α	Α	Α	A	A A	Α	Α	Α	Α	Α.	4 /	A A	Α	Α	Α.	А А
Res	et			1 1	1	1	1	1	1	1	1	1 1	. 1	<b>1</b>	1	1	1	1 :	l 1	. 1	1	1	1	1	1 1	l 1	1	1	1	1 1
Id	RW	Field	Value Id	Valu	е						De	scrip	tio	n																
Α	R	DEVICEID									64	bit	unio	que d	levi	ce i	den	tifie	r											

64 bit unique device identifier DEVICEID[0] contains the least significant bits of the device identifier. DEVICEID[1] contains the most significant bits of the device identifier.

#### Table 23: ER[n]

Bit	numb	er		31 3	30 2	9 2	8 2	7 2	26 2	5 2	24 2	23 2	22 2	21 2	20 :	19 :	18 1	7 1	16 1	L5 1	4 1	3 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id				A A	۱,	\ A	A		A A	A	A A	۱,	A A	۱ ۱	Α .	4 /	4 4		۱ ۸	A A	۸ 4	A A	Α	Α	Α	Α	Α	Α	Α	Α	A	Α /	А А
Res	et			1 1	L 1	. 1	. 1	. 1	1	. 1	L 1	. 1	L 1	L :	1 :	L 1	L 1	. 1	L 1	l 1	. 1	. 1	1	1	1	1	1	1	1	1	1 :	1 :	1 1
Id	RW	Field	Value Id	Valu	ıe						C	Des	crip	tio	n																		
Δ	R	FR										Fnc	rvn	tio	n R	oot	\A/(	ord	n														

#### Table 24: IR[n]

Bit n	umb	er		31	30	29	28	3 27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۱ ۸	Α
Rese	t			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	. 1
Id	RW	Field	Value Id	Va	llue	•						De	scri	otic	on																			
Α	R	IR										ld	enti	ty F	Roo	t, w	oro	n b																

#### **Table 25: DEVICEADDRTYPE**

Bit	numb	er		31 30 29	28	27	26	25	24	23 2	22 2	1 2	0 19	18	17	16	15	14	13 1	L2 1	.1 1	9	8	7	6	5	4	3	2	1 0
Id																														Α
Res	et			1 1 1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1	1 1	L 1	. 1	1	1	1	1	1	1	1	1 :	1 1
Id	RW	Field	Value Id	1 1 1 1 1 1 1 1 Value						Des	crip	tion																		
Α	R	DEVICEADDRTYPE								Dev	/ice	add	res	s ty	pe															
			Public	0		Device address type Public address																								
			Random	1						Rar	ndor	n ac	ddre	ess																

#### Table 26: DEVICEADDR[n]

Bit	numb	er		31 30 29 28 2	27 26 2	5 24	23 22	21 2	0 19	18	17 10	5 15	14	13 12	2 11	10	9 8	7	6	5	4 3	2	1 (	)
Id				AAAAA	4 A A	A	A A	A A	A	A	А А	Α	Α.	А А	Α	A A	A	Α	Α	A 4	A	Α	A A	L
Res	et			1 1 1 1 1	1 1 1	. 1	1 1	1 1	. 1	1	1 1	1	1	1 1	1	1 1	. 1	1	1	1 1	1	1	1 1	
Id	RW	Field	Value Id	Value			Descr	iptior	n															П
Α	R	DEVICEADDR					48 bi	t devi	ice a	ddre	SS													7
							DEVI	CEAD		•				_							2			

DEVICEADDR[0] contains the least significant bits of the device address. DEVICEADDR[1] contains the most significant bits of the device address. Only bits [15:0] of DEVICEADDR[1] are used.

#### **Table 27: OVERRIDEEN**

Inc	icates	whether or not a particular	r RADIO MODE setting must	be o	over	rido	den	via	the	О١	/ERF	RIDE	n re	egis	ter	s ir	th	e R	ΑD	Ю.																
Bit	numb	er		31	30	29	28	27	26	25	24 2	23 2	2 2	1 2	0 1	9 1	L8	17	16	15	14	13	12	2 1	1 1	.0 9	9	8	7	6 !	5 4	4 :	3 2	2 :	1 0	ı
Id																																C	)		Α	ı
Res	et			1	1	1	1	1	1 :	L	1 1	1	. 1	1	1	. 1	L	1	1	1	1	1	1	1	. 1	. 1	. 1	l 1	. 1	. 1	. 1	. 1	. 1	. 1	. 1	ı
Id	RW	Field	Value Id	Va	lue							Desc	cript	tior	1																					
Α	R	NRF_1MBIT								Ove	errid	le d	lefa	ult	va	lue	s fo	or N	١RI	_1	ME	ΙT	mo	de												
			Override	0								Ove	errid	le																						
			NotOverride	1								Do	not	ove	erri	de																				
D	R	BLE_1MBIT										Ove	errid	le d	lefa	ult	va	lue	s fo	or E	BLE	_1	ИB	IT i	mo	de										
			Override	0								Ove	errid	le																						
			NotOverride	1								Do	not	ove	erri	de																				

#### Table 28: NRF\_1MBIT[n]

Bit	numbe	er		31 3	30 2	29 2	28 2	27 :	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				A /	۱ ۸	۱ ۸	4 /	۹.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α	Α	Α	Α	Α	Α	A	4 /	A /	k
Res	et			1 1	L 1	L 1	L 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	L 1	1 1	
Id	RW	Field	Value Id	Valu	ıe							De	scri	ptic	on																				ı
Α	R OVERRIDE Override values for 1Mbit proprietary mode																																		



Bit number		31 30 29 28 27	<sup>7</sup> 26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
Id		$A \; A \; A \; A \; A$	<b>A A A A A A A A</b>	<b>A A A A A A A A</b>	<b>A A A A A A A A</b>
Reset		1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1
Id RW Field	Value Id	Value	Description		

Value to be written to RADIO.OVERRIDE[n] register if OVERRIDEEN is set. If override values are enabled for more than one mode the RADIO.OVERRIDE[n] registers has to be updated every time RADIO.MODE is changed.

#### Table 29: BLE\_1MBIT[n]

Bit	numb	er		31	30	29 2	28 :	27	26	25	24	23	22 2	21 2	20 1	9 1	8 1	7 16	5 15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	1 0
Id				Α	Α	A A	4	A .	Α	Α	Α	Α	A A	4 /	<b>A</b> A	. A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A A	A A	Α	A
Res	et			1	1	1 :	1 :	1	1	1	1	1	1 :	L 1	1 1	1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 1	1	. 1
Id	RW	Field	Value Id	Val	ue							De	scrip	tio	n																		
Α	R	OVERRIDE										O۷	erri	de ۱	valu	e fo	or 1	Mb	it B	LE n	nod	e											

Override value for 1 Mbit BLE mode
Value to be written to RADIO.OVERRIDE[n] register if
OVERRIDEEN is set. If override values are enabled for more
than one mode the RADIO.OVERRIDE[n] registers has to be
updated every time RADIO.MODE is changed.



## 8 User Information Configuration Registers (UICR)

### 8.1 Functional description

The User Information Configuration Registers (UICRs) are NVM registers for configuring user specific settings.

Code readback protection of the whole code area, or a part of the code area can be configured and enabled in the UICR. The UICR can only be erased by using ERASEALL.

The code area can be divided into two regions, code region 0 (CR0) and code region 1 (CR1). Code region 0 starts at address 0x00000000 and stretches into the code area as specified in the CLENRO register. The area above CLENRO will then be defined as code region 1. If CLENRO is not configured, that is, has the value 0xFFFFFFFF, the whole code area will be defined as code region 1 (CR1).

Code running from code region 1 will not be able to write to code region 0. Additionally, the content of code region 0 cannot be read from code running in code region 1 or through the SWD interface if code region 0 is readback protected, see PRO in RBPCONF.

The main readback protection mechanism that will protect the whole code, that is, both code region 0 and code region 1, is also configured through the UICR.

The PAGEERASE command in NVMC will only work for code region 1. See *NVMC* chapter for information on how to erase and program the code area and the *UICR*.

### 8.2 Register Overview

#### Table 30: Instances

Base address	Peripheral	Instance	Description
0x10001000	UICR	UICR	User Information Configuration Registers

#### **Table 31: Register Overview**

Register	Offset	Description
Registers		
CLENRO	0x000	Length of code region 0
RBPCONF	0x004	Read back protection configuration
XTALFREQ	0x008	Reset value for XTALFREQ in CLOCK, see CLOCK chapter
FWID	0x010	Firmware ID
<b>BOOTLOADERADDR</b>	0x014	Bootloader address
NRFFW[0]	0x014	Reserved for Nordic firmware design
NRFFW[1]	0x018	Reserved for Nordic firmware design
NRFFW[2]	0x01C	Reserved for Nordic firmware design
NRFFW[3]	0x020	Reserved for Nordic firmware design
NRFFW[4]	0x024	Reserved for Nordic firmware design
NRFFW[5]	0x028	Reserved for Nordic firmware design
NRFFW[6]	0x02C	Reserved for Nordic firmware design
NRFFW[7]	0x030	Reserved for Nordic firmware design
NRFFW[8]	0x034	Reserved for Nordic firmware design
NRFFW[9]	0x038	Reserved for Nordic firmware design
NRFFW[10]	0x03C	Reserved for Nordic firmware design
NRFFW[11]	0x040	Reserved for Nordic firmware design
NRFFW[12]	0x044	Reserved for Nordic firmware design
NRFFW[13]	0x048	Reserved for Nordic firmware design
NRFFW[14]	0x04C	Reserved for Nordic firmware design
NRFHW[0]	0x050	Reserved for Nordic hardware design
NRFHW[1]	0x054	Reserved for Nordic hardware design
NRFHW[2]	0x058	Reserved for Nordic hardware design
NRFHW[3]	0x05C	Reserved for Nordic hardware design
NRFHW[4]	0x060	Reserved for Nordic hardware design
NRFHW[5]	0x064	Reserved for Nordic hardware design
NRFHW[6]	0x068	Reserved for Nordic hardware design
NRFHW[7]	0x06C	Reserved for Nordic hardware design
NRFHW[8]	0x070	Reserved for Nordic hardware design
NRFHW[9]	0x074	Reserved for Nordic hardware design
NRFHW[10]	0x078	Reserved for Nordic hardware design
NRFHW[11]	0x07C	Reserved for Nordic hardware design
CUSTOMER[0]	0x080	Reserved for customer
CUSTOMER[1]	0x084	Reserved for customer



Register	Offset	Description	
CUSTOMER[2]	0x088	Reserved for customer	
CUSTOMER[3]	0x08C	Reserved for customer	
CUSTOMER[4]	0x090	Reserved for customer	
CUSTOMER[5]	0x094	Reserved for customer	
CUSTOMER[6]	0x098	Reserved for customer	
CUSTOMER[7]	0x09C	Reserved for customer	
CUSTOMER[8]	0x0A0	Reserved for customer	
CUSTOMER[9]	0x0A4	Reserved for customer	
CUSTOMER[10]	0x0A8	Reserved for customer	
CUSTOMER[11]	0x0AC	Reserved for customer	
CUSTOMER[12]	0x0B0	Reserved for customer	
CUSTOMER[13]	0x0B4	Reserved for customer	
CUSTOMER[14]	0x0B8	Reserved for customer	
CUSTOMER[15]	0x0BC	Reserved for customer	
CUSTOMER[16]	0x0C0	Reserved for customer	
CUSTOMER[17]	0x0C4	Reserved for customer	
CUSTOMER[18]	0x0C8	Reserved for customer	
CUSTOMER[19]	0x0CC	Reserved for customer	
CUSTOMER[20]	0x0D0	Reserved for customer	
CUSTOMER[21]	0x0D4	Reserved for customer	
CUSTOMER[22]	0x0D8	Reserved for customer	
CUSTOMER[23]	0x0DC	Reserved for customer	
CUSTOMER[24]	0x0E0	Reserved for customer	
CUSTOMER[25]	0x0E4	Reserved for customer	
CUSTOMER[26]	0x0E8	Reserved for customer	
CUSTOMER[27]	0x0EC	Reserved for customer	
CUSTOMER[28]	0x0F0	Reserved for customer	
CUSTOMER[29]	0x0F4	Reserved for customer	
CUSTOMER[30]	0x0F8	Reserved for customer	
CUSTOMER[31]	0x0FC	Reserved for customer	

## 8.3 Register Details

#### Table 32: CLENR0

Bit	numb	er																													1 0 A A
Res	οt			1	1 1	1	1	1																							1 1
Id		Field	Value Id	Val	ue 1	•	•	-	•	•	_	_	iptio	_	_	•	•	•		•	•		•	•	•	•	•	•	-	•	
Α	RW	CLENRO									of (C	ngi "C OD	ode EPA en i	f co pa GE f co	ode ge s SIZI onte	reg size E * ent	gion e" b ( Co is 0	n 0 i yte ODI xFF	s CC ESIZ FFF	DE E - : FFF	PAC 1 )). . Va	ne va GESIZ This Ilue a	ZE. N reg afte	l (m giste r ma	ax v	valu an o	ie) i nly	s be			

#### **Table 33: RBPCONF**

Id	umbe	er			25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 B B B B B B B B A A A A A A A A
Rese	et			1111111	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Id	RW	Field	Value Id	Value	Description
Α	RW	PRO	Disabled Enabled	0xFF 0x00	Protect region 0. Enable or disable read-back protection of code region 0. Will be ignored if pre-programmed factory Code is present on the chip. Disable Enable
В	RW	PALL	Disabled Enabled	0xFF 0x00	Protect all. Enable or disable read-back protection of all code in device. Disable Enable

#### Table 34: XTALFREQ

Bit	numl	oer		31 30 2	9 28	27	26 2	25 24	4 23	22	21	20	19	18	17	16	15	14	13	12	11	l 10	9	8	7	6	5	4	3	2 :	1 0
Id																									Α	Α	Α	Α.	A A	\ A	AA
Res	et			1 1 1	1	1	1 1	l 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	. 1	. 1
Id	RW	/ Field	Value Id	Value					De	escr	ipti	on																			
Α	RW	XTALFREQ							R	ese	t va	lue	for	XT	ALF	RE	Q ir	ı CI	.OC	K, s	ee	CLC	OCK	cha	apte	er					
			16MHz	0xFF					1	6 M	ΙΗz	crys	stal	is ı	ıse	d															
			32MHz	0x00					3	2 M	ΙHz	crys	stal	is ι	ıse	d															



#### Table 35: FWID

Bit number		31 30 29 28	27 26	25 2	4 23	22 2	1 20	19	18 1	7 16	15	14	13 1	2 11	10	9	8	7	6	54	3	2	1 0
Id											Α	Α.	А А	Α	Α	Α	Α.	A A	A A	A	Α	A	А А
Reset		1 1 1 1	1 1	1 1	. 1	1 1	1	1	1 1	1	1	1	1 1	1	1	1	1	1 :	1 1	. 1	1	1 :	1 1
ld RW Field	Value Id	Value			De	scrip	tion																
A RW FWID					Fi	rmwa	re I	D															

#### **Table 36: BOOTLOADERADDR**

Bit	numb	er		3	1 3	0 2	9 2	28	27 2	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
Id				Α	A	Α	A	١,	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A .	Α	Α	Α	Α	Α	Α	A A	A A	AA
Res	et			1	1	1	. 1		1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1	1	1	1	1	1	1 1	L 1	1
Id	RW	Field	Value Id	٧	alu	e							De	scri	pti	on																			
Α	RW	BOOTLOADERADDR											В	ootl	oac	der	add	Ires	S																

#### Table 37: NRFFW[n]

Bit number	31 30 29 28 27	7 26 25 24 23 22 21 20 19 1	18 17 16 15 14 13 12 11 10 9	8 7 6 5 4 3 2 1 0
Id	A A A A A	A A A A A A A A		
Reset	1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1	111111111
Id RW Field Value Id	Value	Description		
A RW NRFFW		Reserved for No	rdic firmware design	

#### Table 38: NRFHW[n]

Bit	numb	er		31 3	30 2	29 2	28 2	27 2	26 2	25 2	24 2	23 2	22 2	1 2	0 19	18	17	16	15	14	13	12 1	1 1	0 9	8	7	6	5	4	3	2	1 0
Id				A A	4 4	۱ ۸	4 /	A A	<b>A</b> A	۱ ۸	4 4	۱ ۸	4 A	Α	Α	Α	Α	Α	Α	Α	Α	A /	۱ A	Α	Α	Α	Α	Α	Α	A	4 4	4 А
Res	et			1 :	L 1	L 1	1 1	1 1	L 1	. 1	1 1	L 1	L 1	1	1	1	1	1	1	1	1	1 1	. 1	1	1	1	1	1	1	1 :	L 1	1 1
Id	RW	Field	Value Id	Valu	ıe							Des	cript	tion	1																	
Λ	D\A/	NIDEHIM										Doc	orve	ad f	or N	ord	lic h	ard	lwa	-0	loci	m										

#### Table 39: CUSTOMER[n]

Bit	number		31 30 29	28 27	7 26	25 2	24 23	22 2	1 20	19	18 1	l <b>7</b> 16	5 15	14 :	13 12	2 11	10	9	8 7	' 6	5	4	3	2 1	1 0
Id			A A A	A A	Α	A A	А А	A A	Α	Α	A 4	A A	Α	Α /	A A	Α	Α.	A A	A A	Α	Α	Α	A	A A	A
Res	et		1 1 1	1 1	1	1 1	1 1	1 1	1	1	1 1	1	1	1 :	l 1	1	1	1 :	l 1	1	1	1	1 :	l 1	. 1
Id	RW Field	Value Id	Value				De	scrip	tion																
Α	RW CUSTO	MER					R	eserve	ed f	or cu	ston	ner													



## 9 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) can protect the entire memory against readback and also protect parts of the memory area from accidental access by the CPU.




Figure 4: Block diagram

### 9.1 Functional description

Protect all (PALL) is configured by writing '0' to UICR.RBPCONF.PALL. When protect all is enabled, the debugger (SWD) will no longer have access to code region 0, code region 1, RAM or any peripherals except for the following:

- The NVMC peripheral.
- The RESET register in the POWER peripheral.
- The DISABLEINDEBUG register in the MPU peripheral.

Code memory, RAM, and peripherals can be divided into two regions: region 0 and region 1. Code memory regions are configured in the CLENRO register in the User Information Configuration Register (UICR). When memory protection is enabled, these regions will be used by the Memory Protection Unit to enforce runtime protection and readback protection of resources classified as region 0.

Independent of protection settings, code region R0 (CR0) will always have full access to the system. The NVMC.ERASEPCR0 register, which is used to erase content from code region 0, can only be accessed from a program in code region 0.

Only the CPU can do fetches from code memory, and these will always be granted.

Except when generated by the SWD interface, accesses that are not granted by the MPU may result in a HardFault or RAM corruption.

Readback protection of code region 0 is enabled by writing '0' to UICR.RBPCONF.PRO. When enabled, only code running from code region 0 will be able to access the code in code region 0. Accesses generated by code running from code region 1 or from RAM, as well as accesses generated by the debugger (SWD), will not be granted when code region 0 is protected.

Independent of readback protection configuration of code region 0 the vector table, which is located between addresses 0x00000000 and 0x00000080, will not be protected by UICR.RBPCONF.PRO.

The main role for the two region memory protection system is to allow run time protection for SoftDevices installed on the IC.

#### **9.1.1 Inputs**

The MPU has three classes of inputs. These are:

- Configuration
  - Readback protection configuration from UICR and FICR.
- · Information about requester



- Source of memory access request (SWD or CPU program).
- If the request source is a CPU program; region from which the program is running (region 0 or region 1).
- Types of access request (read or write).
- Target information
  - Memory category requested access to (code, RAM, or PER).
  - Memory region requested access to (region 0 or region 1).

#### **9.1.2 Output**

The MPU outputs the level of memory access that shall be given to a memory access request. The access levels the MPU can give are as follows:

- Full access (FA)
  - Full read write access to the requested memory.
- Limited access (LA)
  - · Full read access.
  - No write access. Write will generate hard fault exception.
- No access 0 (NA0)
  - No read or write access.
  - Read will return 0.
  - Write will have no effect.
- No access 1 (NA1)
  - · No read or write access.
  - Read or write will generate hard fault exception.

#### 9.1.3 Output decision table

The output MPU access level based on the MPU inputs is given in the table below.

The given access level is dependent on settings in the Information Configuration Registers (ICRs). See the *UICR* and *FICR* chapters for more details.

Table 40: MPU output decision table based on the MPU inputs and the ICR configuration

			Request tai	get				
Request source	UICR.RBPCONF.PALL	UICR.RBPCONF.PRO or	Code R0	Code R1	RAM RO	RAM R1	PER RO	PER R1
	(Readback protect entire	code FICR.PPFC (Readback						
	memory)	protect code region 0)						
SWD	0xFF	0xFF	FA	FA	FA	FA	FA	FA
	0xFF	0x00	NA0	FA	FA	FA	FA	FA
	0x00	X	NA0	NA0	NA0	NA0	NA0	NA0
Code R0	X	X	FA	FA	FA	FA	FA	FA
Code R1	X	0xFF	LA	FA	LA	FA	LA	FA
	X	0x00	NA1	FA	LA	FA	LA	FA
RAM RO/R1	0xFF	0xFF	FA	FA	FA	FA	FA	FA
	0xFF	0x00	NA1	FA	FA	FA	FA	FA
	0x00	X	NA1	NA1	FA	FA	FA	FA

#### Key:

• X: Don't care

LA: limited access

NA0: no access 0NA1: no access 1FA: full access

#### 9.1.4 Exceptions from table

There are some exceptions from *Table 40: MPU output decision table based on the MPU inputs and the ICR configuration* on page 29. These exceptions are:



- The NVMC.ERASEALL and NVMC.ERASEUICR registers have conditional write access depending on the readback protection settings in the Information Configuration registers. These exceptions are described in the NVMC chapter.
- The NVMC.ERASEPCRO register can only be accessed from a program in code region 0.
- The UICR.CLENRO and the FICR. CLENRO registers can only be modified when the register value equals the default value (0xFF). This is to avoid that the memory region limits are modified to bypass readback protection.

#### 9.1.5 NVM protection blocks

The protection mechanism for NVM can be used to prevent erroneous application code from erasing or writing to protected blocks. Non-volatile memory can be protected from erases/writes depending on settings in the PROTENSET registers. One bit in a PROTENSET register represents one protected block. There are two PROTENSET registers of 32 bits which means there are 64 protectable blocks in total.

**Note:** If an erase or write to a protected block is detected, the CPU will hard fault. If an ERASEALL operation is attempted from the CPU while any block is protected it will be blocked and the CPU will hard fault.

On reset, all the protection bits are cleared. To ensure safe operation, the first task after reset must be to set the protection bits. The only way of clearing protection bits is by resetting the device from any reset source.

The protection mechanism is turned off when in debug mode (a debugger is connected) and the DISABLEINDEBUG register is set to disable.




Figure 5: Protected regions of program memory

## 9.2 Register Overview

Table 41: Instances

Base address	Peripheral	Instance	Description
0x40000000	MPU	MPU	Memory Protection Unit



### **Table 42: Register Overview**

Register	Offset	Description
Registers		
PERRO	0x528	Definition of peripherals in memory region 0
RLENRO	0x52C	Length of RAM region 0
PROTENSET0	0x600	Protection bit enable set register
PROTENSET1	0x604	Protection bit enable set register
DISABLEINDEBUG	0x608	Disable protection mechanism in debug mode
PROTBLOCKSIZE	0x60C	Protection block size

## 9.3 Register Details

Table 43: PERR0

Rit ı	numb	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	iuiiib	C1		U T	S R Q P O N M L K J I H G F E D C B A
Res	et				0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id	Value	Description
A		POWER_CLOCK	10.0010		Classify POWER and CLOCK, and all other peripherals with ID=0,
					as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
В	RW	RADIO	6.0		Classify RADIO as region 0 or region 1 peripheral
		10.0010	InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
С	RW	UARTO		•	Classify UARTO as region 0 or region 1 peripheral
·		G,	InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
D	RW	SPI0_TWI0	6.0		Classify SPIO and TWIO as region 0 or region 1 peripheral
_			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
Е	RW	SPI1_TWI1		•	Classify SPI1 and TWI1 as region 0 or region 1 peripheral
_			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
F	RW	GPIOTE		-	Classify GPIOTE as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
G	RW	ADC			Classify ADC as region 0 or region 1 peripheral
ŭ			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
Н	RW	TIMERO		-	Classify TIMERO as region 0 or region 1 peripheral
•••			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
1	RW	TIMER1		•	Classify TIMER1 as region 0 or region 1 peripheral
·			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
J	RW	TIMER2		0	Classify TIMER2 as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
K	RW	RTC0		•	Classify RTCO as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
L	RW	TEMP	-0 -		Classify TEMP as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
М	RW	RNG	-8 -		Classify RNG as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
Ν	RW	ECB	-0 -		Classify ECB as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
0	RW	CCM_AAR			Classify CCM and ECB as region 0 or region 1 peripheral
		_	InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
Р	RW	WDT			Classify WDT as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
Q	RW	RTC1			Classify RTC1 as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
R	RW	QDEC			Classify QDEC as region 0 or region 1 peripheral
			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
S	RW	LPCOMP	-0		Classify LPCOMP as region 0 or region 1 peripheral
-		· -	InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
Т	RW	NVMC	-0	•	Classify NVMC as region 0 or region 1 peripheral
•			InRegion0	1	Peripheral configured in region 0
			InRegion1	0	Peripheral configured in region 1
			-0		1



Bit	nuı	mbe	r		31 30	29	28	27	26	25	24	23	22 2	21 2	0 1	9 1	8 17	7 16	5 15	14	13	12	11	10	9	8	7	6	5	4 3	2	1	0
Id					UT										S	R	Q	Р	0	N	М	L	Κ.	J		H (	G I	F	E	D	С	В	Α
Res	et				0 0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0	0	0 (	0	0 (	) (	0 (	) (	0	0	0	0
Id	R	W	Field	Value Id	Value							Des	crip	tior	1																		
U	R	W	PPI									Cla	ssif	y PP	l as	reg	gion	0 c	r re	gio	ո 1 լ	oeri	phe	eral									
				InRegion0	1							Pei	riph	eral	COI	nfig	ure	d in	reg	gion	0												
				InRegion1	0							Pe	riph	eral	coı	nfig	ure	d in	reg	gion	1												

#### Table 44: RLENR0

Bit	numbe	er		31 30	29	28	27	26	25	24	23	22 2	1 2	0 19	18	17	16	15	14	13 1	.2 1	1 10	9	8	7	6	5	4	3 2	2 1	0
Id				А А	Α	Α	Α	Α.	Α.	A	Α.	A A	Α	Α	Α	Α	Α	Α	Α.	A A	۱ A	Α	Α	Α	Α	Α	A	A A	A A	Α	Α
Res	et			0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0 (	0 0	0	0	0
Id	RW	Field	Value Id	Value	•						Des	crip	tion	1																	
Α	RW	RLENR0									Th	is re	giste	er sp	ecit	fies	the	siz	e of	RA	VI re	gior	ı 0								

This register specifies the size of RAM region 0 Given a base address for the RAM called RAMBA, RAM addresses < RAMBA + RLENRO are classified as region 0 RAM and RAM addresses >= RAMBA + RLENRO are classified as region 1 RAM. The address (RAMBA + RLENRO) has to be word-aligned. RAMBA and the total available RAM is defined in the product specification of the chip you are using.

### **Table 45: PROTENSET0**

	numbe	Note: Read: Read bac er	,	31 30 29 28 27 26 25 2	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ld Res	o+				X W V U T S R Q P O N M L K J I H G F E D C B A O O O O O O O O O O O O O O O O O O
ld		Field	Value Id	Value	Description
A		PROTREGO			Write '1': Protection enable bit for region 0. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
3	RW	PROTREG1			Write '1': Protection enable bit for region 1. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
С	RW	PROTREG2			Write '1': Protection enable bit for region 2. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
D	RW	PROTREG3			Write '1': Protection enable bit for region 3. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
E	RW	PROTREG4			Write '1': Protection enable bit for region 4. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
=	RW	PROTREG5			Write '1': Protection enable bit for region 5. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
G	RW	PROTREG6			Write '1': Protection enable bit for region 6. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
Н	RW	PROTREG7			Write '1': Protection enable bit for region 7. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
l	RW	PROTREG8			Write '1': Protection enable bit for region 8. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
J	RW	PROTREG9			Write '1': Protection enable bit for region 9. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
K	RW	PROTREG10			Write '1': Protection enable bit for region 10. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
L	RW	PROTREG11			Write '1': Protection enable bit for region 11. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
M	RW	PROTREG12			Write '1': Protection enable bit for region 12. Write '0': no
					effect.
			Disabled	0	Read: protection disabled



		Note: Read: R	ead back value of protection bit {i}.		
	numb		, ,		1 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					X W V U T S R Q P O N M L K J I H G F E D C B A
Res		Field	Value Id	Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Iu	KVV	rieiū	Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
N	RW	PROTREG13			Write '1': Protection enable bit for region 13. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
0	RW	PROTREG14	Set	1	Write: enables protection Write '1': Protection enable bit for region 14. Write '0': no
U	NVV	PROTREG14			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
Р	RW	PROTREG15			Write '1': Protection enable bit for region 15. Write '0': no
			5		effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
Q	RW	PROTREG16	Set	1	Write: enables protection Write '1': Protection enable bit for region 16. Write '0': no
Q	11.00	THOTHEGIO			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
R	RW	PROTREG17			Write '1': Protection enable bit for region 17. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled Set	1 1	Read: protection enabled Write: enables protection
S	RW	PROTREG18	Set	1	Write '1': Protection enable bit for region 18. Write '0': no
,		THOTHEGIO			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
Т	RW	PROTREG19			Write '1': Protection enable bit for region 19. Write '0': no
			6: 11 1	0	effect.
			Disabled Enabled	0 1	Read: protection disabled
			Set	1	Read: protection enabled Write: enables protection
U	RW	PROTREG20	300	•	Write '1': Protection enable bit for region 20. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
V	RW	PROTREG21			Write '1': Protection enable bit for region 21. Write '0': no
			Disabled	0	effect. Read: protection disabled
			Enabled	1	Read: protection disabled Read: protection enabled
			Set	1	Write: enables protection
W	RW	PROTREG22			Write '1': Protection enable bit for region 22. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
v	DIA	PROTREG23	Set	1	Write: enables protection  Write '1': Protection enable bit for region 33. Write '0': no
Х	KVV	PROTREG23			Write '1': Protection enable bit for region 23. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
Υ	RW	PROTREG24			Write '1': Protection enable bit for region 24. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled Sot	1	Read: protection enabled
Z	D\A/	PROTREG25	Set	1	Write: enables protection Write '1': Protection enable bit for region 25. Write '0': no
-	11.44	- NOTHEGES			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
AA	RW	PROTREG26			Write '1': Protection enable bit for region 26. Write '0': no
			D: 11 :	2	effect.
			Disabled	0	Read: protection disabled
			Enabled Set	1 1	Read: protection enabled Write: enables protection
AB	R\M/	PROTREG27	Set	1	Write '1': Protection enable bit for region 27. Write '0': no
, (5		. NOTHEGE/			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
AC	RW	PROTREG28			Write '1': Protection enable bit for region 28. Write '0': no
					effect.



		Note: Read: Read back v	alue of protection bit {i}.																							
Bit ı	numbe	er		31 30 2	29 28 2	7 26 2	5 24	23 2	2 21	. 20	19	18 17	7 16	15	14 1	13 12	2 11	10	9	8 7	6	5	4	32	1	. 0
Id				AF AE A	AC AC A	AB AA Z	Υ	x v	vv	U	Т 5	S R	Q	Р	0 1	N N	I L	K	J	Н	G	F	E	<b>C</b>	В	Α
Res	et			0 0 0	0 0	0 0	0	0 0	0	0	0 (	0 0	0	0	0 0	0	0	0	0 (	0 0	0	0	0 (	0	0	0
Id	RW	Field	Value Id	Value				Desc	ripti	ion																
			Disabled	0				Rea	d: pr	ote	ctio	n disa	able	d												
			Enabled	1				Rea	d: pr	rote	ctior	n ena	ble	d												
			Set	1				Wri	te: e	nabl	les p	rote	ctio	n												
AD	RW	PROTREG29						Wri	te '1'	': Pr	otec	tion	ena	ble l	bit fo	or re	gior	29.	Wr	ite '(	)': no	)				
								effe	ct.																	
			Disabled	0				Rea	d: pr	rote	ctior	า disa	able	d												
			Enabled	1				Rea	d: pr	ote	ctior	n ena	ble	d												
			Set	1				Wri	te: e	nabl	les p	rote	ctio	n												
ΑE	RW	PROTREG30						Wri	te '1'	': Pr	otec	tion	ena	ble l	bit fo	or re	gior	30.	Wr	ite '(	)': no	)				
								effe	ct.																	
			Disabled	0				Rea	d: pr	rote	ctior	n disa	able	d												
			Enabled	1				Rea	d: pr	rote	ctior	n ena	ble	d												
			Set	1				Wri	te: e	nabl	les p	rote	ctio	n												
AF	RW	PROTREG31						Wri	te '1'	': Pr	otec	tion	ena	ble l	bit fo	or re	gior	31.	Wr	ite '(	)': no	)				
								effe	ct.																	
			Disabled	0				Rea	d: pr	rote	ctior	า disa	able	d												
			Enabled	1				Rea	d: pr	rote	ctior	n ena	ble	d												
			Set	1				Wri	te: e	nabl	les p	rote	ctio	n												

#### **Table 46: PROTENSET1**

Rit n	umbe		ck value of protection bit {i}.	31 30 29 28 27 26 25 27	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
d d	ullibe	:1			X W V U T S R Q P O N M L K J I H G F E D C B A
⊶ Rese	t				000000000000000000000000000000000000000
d		Field	Value Id	Value	Description
١	RW	PROTREG32			Write '1': Protection enable bit for region 32. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
3	RW	PROTREG33			Write '1': Protection enable bit for region 33. Write '0': no
			a		effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
2	D\A/	PROTREG34	Set	1	Write: enables protection
-	KVV	PROTREG54			Write '1': Protection enable bit for region 34. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection disabled
			Set	1	Write: enables protection
)	RW	PROTREG35	300	1	Write '1': Protection enable bit for region 35. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
Ε	RW	PROTREG36			Write '1': Protection enable bit for region 36. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
	RW	PROTREG37			Write '1': Protection enable bit for region 37. Write '0': no
			D: 11-1	2	effect.
			Disabled Enabled	0 1	Read: protection disabled
			Set	1	Read: protection enabled
3	D\A/	PROTREG38	set	1	Write: enables protection Write '1': Protection enable bit for region 38. Write '0': no
J	NVV	PROTREGGO			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
Н	RW	PROTREG39			Write '1': Protection enable bit for region 39. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
	RW	PROTREG40			Write '1': Protection enable bit for region 40. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
	RW	PROTREG41			Write '1': Protection enable bit for region 41. Write '0': no
			5: 11 1	•	effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
,	D\A/	DDOTDEC42	Set	1	Write: enables protection
(	r, vv	PROTREG42			Write '1': Protection enable bit for region 42. Write '0': no effect.



Bit r	umbe		oack value of protection b		26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					AAZYX W V U T S R Q P O N M L K J I H G F E D C B A
Rese					
Id	RW	Field	Value Id Disabled	<b>Value</b> 0	Description  Ready protection disabled
			Enabled	1	Read: protection disabled Read: protection enabled
			Set	1	Write: enables protection
L	RW	PROTREG43			Write '1': Protection enable bit for region 43. Write '0': no
					effect.
			Disabled	0	Read: protection disabled Read: protection enabled
			Enabled Set	1 1	Write: enables protection
М	RW	PROTREG44	361	-	Write '1': Protection enable bit for region 44. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1 1	Read: protection enabled
N	RW	PROTREG45	Set	1	Write: enables protection Write '1': Protection enable bit for region 45. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
_	D\A/	PROTREG46	Set	1	Write: enables protection
0	KVV	PROTREG46			Write '1': Protection enable bit for region 46. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
Р	RW	PROTREG47			Write '1': Protection enable bit for region 47. Write '0': no
			Disabled	0	effect. Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
Q	RW	PROTREG48			Write '1': Protection enable bit for region 48. Write '0': no
			a		effect.
			Disabled Enabled	0 1	Read: protection disabled Read: protection enabled
			Set	1	Write: enables protection
R	RW	PROTREG49	300	-	Write '1': Protection enable bit for region 49. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
S	RW	PROTREG50	Set	1	Write: enables protection Write '1': Protection enable bit for region 50. Write '0': no
5	11.00	THOTHEGOO			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
_	DVA	DDOTDECE4	Set	1	Write: enables protection
Т	KVV	PROTREG51			Write '1': Protection enable bit for region 51. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
U	RW	PROTREG52			Write '1': Protection enable bit for region 52. Write '0': no
			Disabled	0	effect. Read: protection disabled
			Enabled	1	Read: protection disabled
			Set	1	Write: enables protection
V	RW	PROTREG53			Write '1': Protection enable bit for region 53. Write '0': no
			D: 11 1		effect.
			Disabled Enabled	0	Read: protection disabled
			Set	1 1	Read: protection enabled Write: enables protection
W	RW	PROTREG54	550		Write '1': Protection enable bit for region 54. Write '0': no
		-			effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
Χ	R/V	PROTREG55	Set	1	Write: enables protection Write '1': Protection enable bit for region 55. Write '0': no
^	IVV	I NOTINEUSS			Write '1': Protection enable bit for region 55. Write '0': no effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Read: protection enabled
			Set	1	Write: enables protection
Υ	RW	PROTREG56			Write '1': Protection enable bit for region 56. Write '0': no
			Disabled	0	effect. Read: protection disabled
			Enabled	0 1	Read: protection disabled Read: protection enabled
			Set	1	Write: enables protection
Z	RW	PROTREG57			Write '1': Protection enable bit for region 57. Write '0': no
					effect.
			Disabled	0	Read: protection disabled
			Enabled	1	Dond, protection analysis
			Enabled Set	1 1	Read: protection enabled Write: enables protection



		Note: Read: Read back v	alue of protection bit {i}.																									
Bit r	numbe	er		31 30	29 28 2	27 26 2	25 24	23 2	22 21	1 20	0 19	18	17	16	15	14	13	12 :	L1 1(	9	8	7	6	5	4	3	2 :	1 0
Id				AF AE	AE AC	AB AA Z	ZΥ	ΧV	N V	U	Т	S	R	Q	Р	0	N	М	. K	J	1	н	G	F	E	D (	: B	3 A
Res	et			0 0	00	0 0	0 0	0 0	0 0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 0	0	0 0
Id	RW	Field	Value Id	Value				Des	cript	ion	1																	
								Wri	ite '1 ect.	l': P	rote	ecti	on e	nak	ole	bit '	for	regi	on 5	3. V	√rite	e '0'	: no	)				
			Disabled	0				Rea	ad: p	rote	ectio	on c	disal	bled	ł													
			Enabled	1				Rea	ad: p	rote	ectio	on e	enak	oled	1													
			Set	1				Wri	ite: e	enal	bles	pro	otec	tior	1													
AB	RW	PROTREG59						Wri	ite '1	L': P	rote	ecti	on e	nat	ole	bit '	for 1	regi	on 5	9. V	√rit@	'0'	: no	)				
								effe	ect.									-										
			Disabled	0				Rea	ad: p	rote	ectio	on c	disal	bled	i													
			Enabled	1				Rea	ad: p	rote	ectio	on e	enak	oled	1													
			Set	1				Wri	ite: e	enal	bles	pro	otec	tior	1													
AC	RW	PROTREG60						Wri	ite '1	L': P	rote	ecti	on e	nak	ole	bit '	for	regi	on 6	). V	√rit@	'0'	: no	)				
								effe	ect.																			
			Disabled	0				Rea	ad: p	rote	ectio	on c	disal	bled	ł													
			Enabled	1				Rea	ad: p	rote	ectio	on e	enak	oled	1													
			Set	1				Wri	ite: e	enal	bles	pro	otec	tior	ı													
AD	RW	PROTREG61						Wri	ite '1	L': P	rote	ecti	on e	nat	ole	bit '	for	regi	on 6	1. V	۷rit	9 '0'	: no	)				
								effe	ect.																			
			Disabled	0				Rea	ad: p	rote	ectio	on c	disal	bled	t													
			Enabled	1				Rea	ad: p	rote	ectio	on e	enak	oled	l													
			Set	1				Wri	ite: e	enal	bles	pro	otec	tior	1													
ΑE	RW	PROTREG62						Wri	ite '1	L': P	rote	ecti	on e	nat	ole	bit '	for	regi	on 6	2. V	√rite	9 '0'	: no	)				
								effe																				
			Disabled	0				Rea	ad: p	rote	ectio	on c	disal	bled	ł													
			Enabled	1					ad: p																			
			Set	1					ite: e																			
AF	RW	PROTREG63						Wri effe	ite '1 ect.	l': P	rote	ecti	on e	nak	ole	bit	for	regi	on 6:	3. V	Vrite	e '0'	: no	)				
			Disabled	0				Rea	ad: p	rote	ectio	on c	disal	bled	ł													
			Enabled	1				Rea	ad: p	rote	ectio	on e	enak	oled														
			Set	1				Wri	ite: e	enal	bles	pro	otec	tior	1													

#### **Table 47: DISABLEINDEBUG**

Bit Id	numb	er		3	1 30	29	2	8 2	7 2	6 2	5 2	4 2	3 2	2 2	1 2	0 :	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0 A
Reset							0	0	0	0	0	0	0	0	0	(	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Id	RW	Field	Value Id	٧	alu(	9						D	esc	rip	tio	n																				
A	RW	DISABLEINDEBUG	Disabled Enabled	1 0								1	Disa deb med Disa Enal	ug i :hai ible	mo nisr e in	de n i de	. Th f th buរូ	nis i ne c	reg	iste	r w	ill o	only	di:	ab	e tl	_									

#### **Table 48: PROTBLOCKSIZE**

Bit	numb	er		31 30 2	9 28	27	26	25 2	24 2	23 2	2 21	20	19	18 1	L7 1	6 1	5 14	13 :	L2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																												F	A A
Res	et			0 0 0	0	0	0	0 0	) (	0	0	0	0	0 (	0	0	0	0 (	0 (	0	0	0	0	0	0	0	0 (	) (	0 0
Id	RW	Field	Value Id	Value						Desc	ript	ion																	
Α	RW	PROTBLOCKSIZE								Prot	ecti	on l	bloc	k siz	e														
			4k	0 41								4 kByte protection block size																	



# 10 Peripheral interface




Figure 6: Tasks, events, shortcuts, and interrupts

# 10.1 Functional description

All peripherals can be accessed through the standard ARM® Cortex Advanced Peripheral Bus (APB) or AMBA High-performance Bus (AHB) registers as well as through task, event, and interrupt registers.

### 10.1.1 Peripheral ID

Every peripheral is assigned a fixed block of 0x1000 bytes, which is equal to 1024 x 32 bit registers. This pattern is applied to all peripherals located on the APB bus and on the AHB bus. See *Instantiation* on page 17 for more information about which peripherals are available and where they are located in the address map.

For peripherals on the APB bus there is a direct relationship between its ID and its base address. A peripheral with base address 0x40000000 is therefore assigned ID=0, and a peripheral with base address 0x40001000 is assigned ID=1. The peripheral with base address 0x4001F000 is assigned ID=31.

Peripherals may share the same ID, which may impose one or more of the following limitations:

- Peripherals do not share any registers or common resources, but the total number of registers available for each peripheral is reduced compared to a peripheral that has a dedicated ID.
- Peripherals share some registers or other common resources.
- Mutually exclusive. Only one of the peripherals can be used at a time.
- Both peripherals are optional in the series, and only one of them is instantiated in any given chip.
- Switching from one peripheral to another must follow a specific pattern (disable the first, then enable the second peripheral).

When switching between two mutually exclusive peripherals that share the same ID the user should do the following to prevent unwanted behaviour:

• Remove any PPI connections set up for the peripheral that is being disabled



- Clear all bits in the INTEN register, i.e. INTENCLR = 0xFFFFFFFF.
- Explicitly configure the peripheral that you enable and do not rely on configuration values that may be inherited from the peripheral that was disabled.

### 10.1.2 Bit set and clear

Registers with multiple single-bit bit-fields may implement the "set and clear" pattern. This pattern enables firmware to set and clear individual bits in a register without having to perform a read-modify-write operation on the main register.

This pattern is implemented using three consecutive addresses in the register map where the main register is followed by a dedicated SET and CLR register in that order.

The SET register is used to set individual bits in the main register while the CLR register is used to clear individual bits in the main register. Writing a '1' to a bit in the SET or CLR register will set or clear the same bit in the main register respectively. Writing a '0' to a bit in the SET or CLR register has no effect. Reading the SET or CLR registers returns the value of the main register.

**Note:** The main register may not be visible and hence not directly accessible in all cases.

## 10.1.3 Tasks

Tasks are used to trigger actions in a peripheral, for example, to start a particular behavior. A peripheral can implement multiple tasks with each task having a separate register in that peripheral's task register group.

A task is triggered when firmware writes a '1' to the task register or when the peripheral itself, or another peripheral, toggles the corresponding task signal. *Figure 6: Tasks, events, shortcuts, and interrupts* on page 37

### 10.1.4 Events

Events are used to notify peripherals and the CPU about events that have happened, for example, a state change in a peripheral. A peripheral may generate multiple events with each event having a separate register in that peripheral's event register group.

An event is generated when the peripheral itself toggles the corresponding event signal, whereupon the event register is updated to reflect that the event has been generated. See *Figure 6: Tasks, events, shortcuts, and interrupts* on page 37. An event register is only cleared when firmware writes a '0' to it.

Events can be generated by the peripheral even when the event register is set to '1'.

#### 10.1.5 Shortcuts

A shortcut is a direct connection between an event and a task within the same peripheral. If a shortcut is enabled, its associated task is automatically triggered when its associated event is generated.

Using a shortcut is the equivalent to making the same connection outside the peripheral and through the PPI. However, the propagation delay through the shortcut is usually shorter than the propagation delay through the PPI.

Shortcuts are predefined, which means their connections cannot be configured by firmware. Each shortcut can be individually enabled or disabled through the shortcut register, one bit per shortcut, giving a maximum of 32 shortcuts for each peripheral.

## 10.1.6 Interrupts

An interrupt is an exception that is generated by an event and can interrupt the program flow of the CPU. All peripherals on the APB bus support interrupts. A peripheral only occupies one interrupt, and the interrupt number follows the peripheral ID, for example, the peripheral with ID=4 is connected to interrupt number 4 in the Nested Vector Interrupt Controller (NVIC).

Using the INTEN, INTENSET and INTENCLR registers, you can configure every event in a peripheral to generate that peripheral's interrupt. You can enable multiple events to generate interrupts simultaneously. To resolve the correct interrupt's source, firmware can query the event registers found in the event group in the peripherals register map.



Some peripherals implement only INTENSET and INTENCLR, the INTEN register is not available on those peripherals. Refer to the individual chapters for details. In all cases, however, reading back the INTENSET or INTENCLR register returns the same information as in INTEN.

Each event implemented in the peripheral is associated with a specific bit position in the INTEN, INTENSET and INTENCLR registers. The correct bit position can be derived from the event's address. The event on address 0x100 is associated with bit 0 in the INTEN register, the event at address 0x104 is associated with bit 1, and so on. The event at address 0x17C is identified with bit 31 in the INTEN register. This pattern effectively limits the maximum number of events in a peripheral to 32.

The relationship between tasks, events, shortcuts, and interrupts is shown in *Figure 6: Tasks, events, shortcuts, and interrupts* on page 37.



# 11 Debugger Interface (DIF)




Figure 7: Debugger interface

## 11.1 Functional description

nRF51 devices support the Serial wire Debug (SWD) interface from ARM. The interface has two lines; SWDCLK and SWDIO. SWDIO and nRESET share the same physical pin. The Debugger Interface (DIF) module is responsible for handling the resource sharing between SWD traffic and reset functionality. The SWDCLK pin has an internal pull down resistor and the SWDIO/nRESET pin has an internal pull up resistor.

#### 11.1.1 Normal mode

The DIF module will be in normal mode after power on reset. In this mode the SWDIO/nRESET pin acts as a normal active low reset pin.

To guarantee that the device remains in normal mode, the SWDCLK line must be held low, that is, '0', at all times. Failing to do so may result in the DIF entering into an unknown state and may lead to undesirable behavior and power consumption.

## 11.1.2 Debug interface mode

Debug interface mode is initiated by clocking one clock cycle on SWDCLK with SWDIO=1. Due to delays caused by starting up the DAP's power domain, a minimum of 150 clock cycles must be clocked at a speed of minimum 125 kHz on SWDCLK with SWDIO=1 to guarantee that the DAP is able to capture a minimum of 50 clock cycles.

If the device is in System OFF mode, see *Power management (POWER)* on page 42 for more information about System OFF mode, entering into debug interface mode will generate a wakeup.

In debug interface mode, the SWDIO/nRESET pin will be used as SWDIO. The pin reset mechanism will therefore be disabled as long as the device is in debug interface mode.

In debug interface mode, System OFF will be emulated to facilitate debugging of the device while in System OFF. Power numbers will naturally be higher in emulated System OFF compared to normal System OFF. See *Emulated System OFF mode* on page 44 for more information.

### 11.1.3 Resuming normal mode

Normal mode can always be resumed by performing a "hard-reset" through the SWD interface:

- **1.** Enter debug interface mode.
- 2. Enable reset through the RESET register in the POWER peripheral.



3. Hold the SWDCLK and SWDIO/nRESET line low for a minimum of 100  $\mu s.$ 

You can also generate a "hard-reset" by performing a power on reset, or a brown-out reset.



# 12 Power management (POWER)

## 12.1 Functional description

Power management architecture gives you unique flexibility through orthogonal power control of all system blocks on the devices.

## 12.1.1 Power supply

The following power supply alternatives are supported:

- Internal DC/DC converter setup
- Internal LDO setup
- Low Voltage mode setup

## 12.1.2 Internal LDO setup

The internal DC/DC converter can be bypassed if it is not going to be used. When the DC/DC converter is bypassed, only the internal LDO is active as illustrated in *Figure 8: LDO regulator only* on page 42. The internal LDO will then generate the system power directly from the supply voltage VDD. It is recommended that the DC/DC converter is disabled in this setup.




Figure 8: LDO regulator only

### 12.1.3 DC/DC converter setup

Selected devices have a Buck type DC/DC converter that steps down the supply voltage VDD. The resulting voltage is then used by an internal LDO that supplies the radio with power.






Figure 9: DC/DC converter

The DC/DC converter requires an external LC filter and is enabled through the *DCDCEN* register. See the reference circuitry chapter in the product specification for more information about component values.

The DC/DC converter only reduces the power consumption used by the radio, it does not affect the power used by the Flash, System, and Peripheral.

Enabling the DC/DC converter will not turn it on, but set it in a state where it automatically gets turned on when the radio is enabled and goes off again when the radio gets disabled. This is done to avoid wasting power running the DC/DC in between the radio events where current consumption is too low.

### DC/DC efficiency

The conversion factor ( $F_{DCDC}$ ) is the ratio between the power used by the radio and the DC/DC converter when the DC/DC is active ( $I_{DD,DCDC}$ ) and the power used by the radio when the DC/DC is disabled ( $I_{DD}$ ). As shown in below:

```
I_{DD,DCDC}=F_{DCDC} * I_{DD}
```

The conversion factor (F<sub>DCDC</sub>) depends on two parameters:

- Supply voltage (VDD).
- Current consumption used by the radio (I<sub>DD</sub>).

The conversion factor ( $F_{DCDC}$ ) will increase with decreasing supply voltage (VDD) if the current drawn through the DC/DC converter (Radio power) is kept constant. The conversion factor ( $F_{DCDC}$ ) also increases with decreasing current consumption ( $I_{DD}$ ), for a given voltage (VDD).

If we look at these two parameters in combination we will find a limit where the DC/DC converter no longer reduces the power consumption (i.e.  $F_{DCDC} > 1$ ).

For data on the DC/DC performance see product specification.

### 12.1.4 Low voltage mode setup

If you have a stable, low voltage available for the nRF51 device, it is possible to configure the device in low voltage mode as illustrated in *Figure 10*: *Low voltage mode* on page 44. In this mode the internal LDO is bypassed and the system is powered directly from the supply voltage VDD. See the product specification for more information about which voltage levels are supported in low voltage mode. In low voltage mode, the DC/DC converter must be disabled. Additional requirements may apply to the accuracy and stability of the supply voltage in low voltage mode. See the product specification for more information.






Figure 10: Low voltage mode

## 12.1.5 System OFF mode

System OFF is the deepest power saving mode the system can enter. In this mode, the system's core functionality is powered down and all ongoing tasks are terminated. The only mechanism that is functional and responsive in this mode is the reset and the wakeup mechanism.

One or more blocks of RAM can be retained in System OFF mode depending on the settings in the RAMON (and RAMONB, if provided) register(s).

RAMON and RAMONB are retained registers, see *Reset behaviour*. Note that these registers are usually overwritten by the startup code provided with the nRF application examples.

The system can be woken up from System OFF mode either from the DETECT signal (when active) generated by the *GPIO* peripheral, by the ANADETECT signal (when active) generated by the *LPCOMP* module, or from a reset. When the system wakes up from OFF mode, a system reset is performed.

Before entering system OFF mode the user must make sure that all on-going EasyDMA transactions have been completed. This is usually accomplished by making sure that the EasyDMA enabled peripheral is not active when entering system OFF. See documentation of these peripherals for more information.

### 12.1.6 Emulated System OFF mode

If the device is in debug interface mode, System OFF will be emulated to secure that all required resources needed for debugging are available during System OFF, see *DIF* chapter for more information. Required resources needed for debugging include the following key components: DIF, CLOCK, POWER, NVMC, MPU, CPU, CODE, and RAM. Since the CPU is kept on in emulated System OFF mode, it is recommended to add an infinite loop directly after entering System OFF, to prevent the CPU from executing code that normally should not be executed.

### 12.1.7 System ON mode

System ON mode is a fully operational mode, where the CPU and all peripherals are brought into a state where they are functional.

In System ON mode the CPU can either be active or sleeping. The CPU enters sleep by executing the WFI or WFE instruction found in the CPU's instruction set. In WFI sleep the CPU will wake up as a result of an interrupt request if the associated interrupt is enabled in the NVIC. In WFE sleep the CPU will wake up as a result of an interrupt request regardless of the associated interrupt being enabled in the NVIC or not.



The system implements mechanisms to automatically switch on and off the appropriate power sources depending on how many peripherals are active, and how much power is needed at any given time. The power requirement of a peripheral is directly related to its activity level. The activity level is usually raised and lowered when specific tasks are triggered or events generated, see individual chapters describing the different peripherals for more information on how to optimize power consumption in System ON mode.

#### Sub power modes

During CPU sleep, in System ON mode, the system can reside in one of the following two sub power modes:

- Constant latency
- Low power

In constant latency mode (for more information, see the device specific product specification) the CPU wakeup latency and the PPI task response will be constant and kept at a minimum. This is secured by forcing a set of base resources on while in sleep, see the device specific product specification for more information about which resources are forced on. The advantage of having a constant and predictable latency will be at the cost of having increased power consumption. The constant latency mode is selected by triggering the CONSTLAT task.

In low power mode the automatic power management system, described in *System ON mode* on page 44, will be the most efficient and save the most power. The advantage of having low power will be at the cost of having varying CPU wakeup latency and PPI task response. The low power mode is selected by triggering the LOWPWR task.

When the system enters ON mode, it will, by default, reside in the low power sub-power mode.

### 12.1.8 Power supply supervisor

The power supply supervisor initializes the system at power-on and provides an early warning of impending power failure. In addition the power supply supervisor puts the system in a reset state if the supply voltage is too low for safe operation (brown-out). The power supply supervisor is illustrated in *Figure 11: Power supply supervisor* on page 45.




Figure 11: Power supply supervisor

### 12.1.9 Power-fail comparator

The power-fail comparator provides the CPU with an early warning of impending power failure. It will not reset the system, but give the CPU time to prepare for an orderly power-down. It also provides hardware protection of data stored in program memory by preventing write instructions from being executed. More information about this mechanism can be found in the *NVMC* chapter.

The comparator features a hysteresis of  $V_{HYST}$  (refer to the Product Specification for the exact value), as illustrated in *Figure 12: Power failure comparator (BOR = Brown-out reset)* on page 46. The threshold  $V_{POF}$  is set in the POFCON register.






Figure 12: Power failure comparator (BOR = Brown-out reset)

To save power the power-fail comparator is not active in System OFF or in System ON when HFLKC is not running.

### 12.1.10 RAM blocks

Each of the available RAM blocks, which each may contain multiple RAM sections, can power up and down independently in both System ON and System OFF mode. See *Memory* chapter for more information about RAM blocks and sections.

### 12.1.11 Reset

There are multiple reset sources that may trigger a reset of the system. After a reset the CPU can query the RESETREAS (reset reason register) to find out which source generated the reset.

#### 12.1.12 Power-on reset

The power-on reset generator initializes the system at power-on. The system is held in reset state until the supply has reached the minimum operating voltage, see the device specific product specification for more information.

### 12.1.13 Pin reset

A pin reset is generated when the physical reset pin on the device is asserted.

Since the debugger interface uses the same pin as the pin reset mechanism, a pin reset will not be available when the device is in debug interface mode unless explicitly enabled in the RESET register.

### 12.1.14 Wakeup from OFF mode reset

The device is reset when it wakes up from OFF mode.

The DAP is not reset following a wake up from OFF mode if the device is in debug interface mode, see *DIF* chapter for more information.

## 12.1.15 Soft reset

A soft reset is generated when the SYSRESETREQ bit of the Application Interrupt and Reset Control Register (AIRCR register) in the ARM® core is set. RAM can be retained per setting in RAMON register.

### 12.1.16 Watchdog reset

A Watchdog reset is generated when the watchdog times out. See WDT



### 12.1.17 Brown-out reset

The brown-out reset generator puts the system in reset state if the supply voltage drops below the brownout reset threshold.

## 12.1.18 Retained registers

A retained register is a register that will retain its value in System OFF mode, and through a reset depending on reset source. See individual peripheral chapters for information of which registers are retained for the different peripherals.

### 12.1.19 Reset behavior

Reset source	Reset target CPU	Peripherals	GPIO	<b>Debug</b> <sup>a</sup>	RAM	WDT	Retained registers	RESETREAS
CPU lockup <sup>2</sup>	х	х	x					
Soft reset	х	x	X		X			
Wakeup from System OFF mode reset	X	X		x <sup>3</sup>	Х			
Watchdog reset <sup>4</sup>	x	x	x	х		x	x	
Pin reset	X	x	x	x		x	x	
Brownout reset	x	x	x	х	х	x	x	x
Power on reset	X	x	x	х	Х	x	x	X

**Note:** RAM content is never reset or cleared, but may loose content in the cases marked in the table above. RAM content can be retained over System Off or Soft reset depending on the setting of the RAMON registers.

## 12.2 Register Overview

**Table 49: Instances** 

Base address	Peripheral	Instance	Description
0x40000000	POWER	POWER	Power control

**Table 50: Register Overview** 

Register	Offset	Description
Tasks		
CONSTLAT	0x078	Enable constant latency mode
LOWPWR	0x07C	Enable low power mode (variable latency)
Events		
POFWARN	0x108	Power failure warning
Registers		•
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESETREAS	0x400	Reset reason
RAMSTATUS	0x428	RAM status register
SYSTEMOFF	0x500	System OFF register
POFCON	0x510	Power failure comparator configuration
GPREGRET	0x51C	General purpose retention register
RAMON	0x524	RAM on/off register (this register is retained)
RESET	0x544	Reset configuration register
RAMONB	0x554	RAM on/off register (this register is retained)
DCDCEN	0x578	DC/DC enable register

<sup>&</sup>lt;sup>a</sup> See DIF chapter for more information about the different debug components in the system.

Reset from CPU lockup is disabled if the device is in debug interface mode. CPU lockup is not possible in System OFF.

<sup>&</sup>lt;sup>3</sup> The Debug components will not be reset if the device is in debug interface mode.

<sup>&</sup>lt;sup>4</sup> Watchdog reset is not available in System OFF.



# 12.3 Register Details

#### **Table 51: INTENSET**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit	numb	er		31 30	29 2	8 27	26	25 2	24 2	3 22	21	20 :	19 1	8 17	7 16	15	14	13 :	12 1	1 10	9	8	7	6	5	4	3 2	1	0
Id																											Α		
Res	et			0 0	0 0	0	0	0 (	0 0	0	0	0 (	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0 (	0 0	0	0	0
Id	RW	Field	Value Id	Value					D	escr	ipti	on																	
Α	RW	POFWARN							١	<b>Nrite</b>	e '1'	to E	nab	le in	iteri	rupt	on	POF	WA	RN e	ven	t.							
			Enabled	1					- 1	Enab	le																		

#### **Table 52: INTENCLR**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit r	umb	er		31 30 29	28	27 2	5 25	24	23	22 2	1 2	0 19	18	17	16 1	5 1	4 13	12	11 1	0 9	8	7	6	5	4	3	2 1	LO
Id																										1	١.	
Res	et			0 0 0	0	0 0	0	0	0	0 0	0	0	0	0 (	0 0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value					Des	crip	tior	1																
Α	RW	POFWARN							١W	ite '	1' to	o Cle	ar ir	nter	rupt	on	POF	WA	RN e	vent								
			Disabled	1					Dis	able	•																	

### **Table 53: RESETREAS**

**Note:** Unless cleared, the RESETREAS register will be cumulative. A field is cleared by writing '1' to it. If none of the reset sources are flagged, this indicates that the chip was reset from the on-chip reset generator, which will indicate a power-on-reset or a brown out reset.

Bit number 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 Id RW Field Value Id Value Description RW RESETPIN Reset from pin-reset detected NotDetected 0 Not detected Detected Detected RW DOG Reset from watchdog detected NotDetected 0 Not detected Detected Detected RW SREQ Reset from AIRCR.SYSRESETREQ detected NotDetected 0 Not detected Detected Detected RW LOCKUP Reset from CPU lock-up detected NotDetected 0 Not detected Detected Detected RW OFF Reset due to wake up from system OFF mode when wakeup is triggered from DETECT signal from GPIO NotDetected 0 Detected Detected RW LPCOMP Reset due to wake up from system OFF mode when wakeup is triggered from ANADETECT signal from LPCOMP NotDetected 0 Not detected Detected Detected RW DIF Reset due to wake up from system OFF mode when wakeup is triggered from entering into debug interface mode NotDetected 0 Not detected Detected Detected

#### **Table 54: RAMSTATUS**

Bit n	umbe	er		31	30 2	9 28	27 :	26 2	25 24	4 2	3 22	2 21	20	19	18	17	16	5 15	5 14	13	12	2 11	. 10	9	8	7	6	5	4 : C	3 2 ) C	! 1 B	. 0 A
Rese	et			0	0 0	0	0 (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0
Id	RW	Field	Value Id	Val	ue					D	esci	ripti	ion																			
Α	R	RAMBLOCK0								F	RAM	l blo	ock	0 is	on	or	off,	/po	we	ring	up											
			Off	0						(	Off																					
			On	1						(	Ͻn																					
В	R	RAMBLOCK1								F	RAM	l blo	ock	1 is	on	or	off,	/po	we	ring	up											
			Off	0						(	Off																					
			On	1						(	Ͻn																					
С	R	RAMBLOCK2								F	RAM	l blo	ock	2 is	on	or	off,	/po	we	ring	up											
			Off	0						(	Off																					
			On	1						(	Ͻn																					
D	R	RAMBLOCK3								F	RAM	l blo	ock	3 is	on	or	off,	/po	we	ring	up											
			Off	0						(	Off																					
			On	1						(	On																					



## **Table 55: SYSTEMOFF**

Bit ı	numb	er		31 30 29	9 28 27 2	6 25	24	23 2	2 21	20 :	19 1	8 17	16 1	5 14	1 13	12 1	1 10	9	8	7	6	5 4	4 3	2	1	0
Id																										Α
Res	et			0 0 0	0 0 0	0	0	0 0	0	0 (	0 0	0	0 0	0	0	0 0	0	0	0 (	0 (	0 (	0 (	0	0	0	0
Id	RW	Field	Value Id	Value				Desc	ripti	on																
Α	W	SYSTEMOFF						Enal	ole s	yste	m Ol	FF m	ode													
			Enter	1				Enal	ole s	yste	m Ol	FF m	ode													

## **Table 56: POFCON**

Bit i	numb	er		31 30 29 28 27 26 29 0 0 0 0 0 0 0 0 Value 0 1		5 2	4 23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4		2 : B	-				
Res	et			Value 0 1							0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0
Id	RW	Field	Value Id	Va	lue						De	escr	ipti	on																			
Α	RW	POF									Е	nab	le o	r d	isak	le i	pov	ver	fail	ure	со	mp	ara	tor									
			Disabled	0							D	isab	ole																				
			Enabled	1							Е	nab	le																				
В	RW	THRESHOLD									Р	owe	er fa	ailu	re c	om	pai	atc	r th	re	sho	ld s	ett	ing									
			V21	0							S	et tl	hres	sho	ld t	o 2	.1 ۷	,															
			V23	1							S	et tl	hres	sho	ld t	o 2	.3 ۷	,															
			V25	2							S	et tl	hres	sho	ld t	o 2	.5 \	,															
			V27	3							S	et tl	hres	sho	ld t	o 2	.7 ۷	′															

## **Table 57: GPREGRET**

Bit ı	numb	er		31 30	29 28	3 27 :	26 2	25 2	4 2	3 22	21 2	20 19	9 18	17	16	15 1	4 13	12	11 1	0 9	8	7	6	5	4	3 2	2 1	0
Id																						Α	Α	Α	Α.	А А	Α	Α
Res	et			0 0	0 0	0	0 (	0 0	0	0	0 (	0 0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value					C	escr	iptio	n																
Α	RW	GPREGRET							(	Gene	ral p	urpo	se r	ete	ntio	ı re	giste	r										
									•	This r	egist	ter is	a re	etai	ned	regi	ster											

### **Table 58: RAMON**

numb	er	RAM0Off 0 RAM1Off 0 RAM0On 1 RAM0Off 0 RAM1Off 0 RAM1Off 0 RAM0On 1 RAM0Off 0 RAM0On 1 RAM0Off 0 RAM0Off 0 RAM0Off 0 RAM0Off 0 RAM0Off 0 RAM1Off 0		9 28	27	26 2	5 24	1 23 :	22 2	21 2	0 1	9 18			15	14 1	3 1	2 11	10	9	8 7	6	5	4	3 2	1	0	
et			MOOFF 0		0	0	0 0	0	0	0 (	0 0	0	0	0	0	0	0 (	0	0	0	0 (	0 0	0	0	0 (	0	1	A 1
RW	Field	Value Id	Va	ue					Des	crip	otior	n																
RW	ONRAM0		0 0 0 0 0 0 0 0 0 0 0 Value  0 1  0 1  0 1			Ke	ep F	RAM	l blo	ock (	on (	or	off ii	n sy:	ten	10 n	۱ Mc	de										
		RAM0Off	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		Off	F																						
		RAM0On	1						On																			
RW	ONRAM1		0 1 0 1								RAM	l blo	ock 1	1 on	or	off ii	n sy	ten	10	l Mo	de							
		RAM1Off	0 0 0 0 0 0 0 0 0 0 0 Value  0 1 0 1 0 1			Off	F																					
		RAM10n	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0					On																				
RW	OFFRAM0								Ke	ep r	eter	ntio	n or	n RA	M b	locl	( 0 v	/her	n RA	M b	lock	is sv	vitch	ied (	off			
		RAM0Off	0						Off	-																		
		RAM0On	Value  0 1 0 1 0 1					On																				
RW	OFFRAM1										eter	ntio	n or	n RA	M b	locl	< 1 v	vher	n RA	M b	lock	is sv	vitch	ed (	off			
		RAM10ff	0						Off																			
		RAM10n	0 0 0 0 0 0 0 0 0 Value  0 1 0 1 0 1					On																				
	et RW RW RW	RW Field RW ONRAMO RW ONRAM1 RW OFFRAMO	RW         Field         Value Id           RW         ONRAMO         RAM00ff RAM00n           RW         ONRAM1         RAM10ff RAM10n           RW         OFFRAM0         RAM00ff RAM00n           RW         OFFRAM1         RAM10ff	RW         Field         Value Id         Val           RW         ONRAMO         RAM00ff         0           RW         ONRAM1         RAM10ff         0           RW         OFFRAM0         RAM10n         1           RW         OFFRAM0         RAM00ff         0           RAM00n         1         1           RW         OFFRAM1         RAM10ff         0	RW         Field         Value Id         Value           RW         ONRAMO         RAM00ff         0           RAM00n         1         RAM00n         1           RW         ONRAM1         RAM10ff         0         0           RW         OFFRAM0         RAM00ff         0         0           RAM00n         1         1         0           RW         OFFRAM1         RAM10ff         0	RW         Field         Value Id         Value           RW         ONRAMO         RAM00ff         0         0           RW         ONRAM1         RAM10ff         0         0           RW         OFFRAM0         RAM10n         1         0           RW         OFFRAM0         RAM00ff         0         0           RW         OFFRAM1         RAM10ff         0         0	RW Field Value Id Value  RW ONRAMO  RAM0Off 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RW Field Value Id Value RW ONRAMO RAM0Off 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RW         Field         Value Id         Value           RW         ONRAMO         RAM00ff         0	RW         Field         Value Id         Value         Des           RW         ONRAMO         RAM00ff         0 <t< td=""><td>RW         Field         Value Id         Value         Description           RW         ONRAMO         RAM00ff         0</td><td>RW         Field         Value Id         Value         Description           RW         ONRAMO         RAM00ff         0</td><td>RW         Field         Value Id         Value         Description           RW         ONRAMO         Keep RAM bloom         Keep RAM bloom           RAM00ff         0&lt;</td><th>  RW   Field   Value   Id   Value   Id   Value   Id   Description   Keep RAM block (Id   RAM00ff   RAM00ff   RAM00ff   RAM00ff   RAM10ff   RAM10ff</th><th>  RW   Field   Value   Walue   Pescription   RAM00ff   RAM10ff   RAM00ff   RAM00ff   RAM00ff   RAM00ff   RAM00ff   RAM10ff   R</th><th>RW Field Value Id Value Description  RW ONRAMO  RAM0OFF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</th><th>RW Field Value Id Value Description  RW ONRAMO  RAM0OFF O ONRAMO  RAM0OFF O ONRAMO  RAM1 RAM1OFF O OFFRAMO  RAM0OFF O OFFRAMO  RAM0OFF O OFFRAMO  RAM0OFF O OFFRAMO  RAM1OFF O OFFRAMO  RAM0OFF O OFFRAMO  RAM1OFF O OFFRAMO</th><th>RW Field Value Id Value Description Keep RAM block 0 on or off in system of the system</th><th>et         0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</th><th>et         0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</th><th>RW Field Value Id Value</th><th>RW Field Value Id Value</th><th>RW Field Value Id Value Boscription RW ONRAMO RAM0Off RAM0On 1</th><th>RW Field Value Id Value Ed Value Ed Value Ed Value Ed Value Ed Value Ed Exercision Secription  RW ONRAMO  RAM0OFF RAM0ON 1</th><th>RW Field Value Id Value Ed Val</th><th>Et</th><td>ER</td><td>Bet</td></t<>	RW         Field         Value Id         Value         Description           RW         ONRAMO         RAM00ff         0	RW         Field         Value Id         Value         Description           RW         ONRAMO         RAM00ff         0	RW         Field         Value Id         Value         Description           RW         ONRAMO         Keep RAM bloom         Keep RAM bloom           RAM00ff         0<	RW   Field   Value   Id   Value   Id   Value   Id   Description   Keep RAM block (Id   RAM00ff   RAM00ff   RAM00ff   RAM00ff   RAM10ff   RAM10ff	RW   Field   Value   Walue   Pescription   RAM00ff   RAM10ff   RAM00ff   RAM00ff   RAM00ff   RAM00ff   RAM00ff   RAM10ff   R	RW Field Value Id Value Description  RW ONRAMO  RAM0OFF 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RW Field Value Id Value Description  RW ONRAMO  RAM0OFF O ONRAMO  RAM0OFF O ONRAMO  RAM1 RAM1OFF O OFFRAMO  RAM0OFF O OFFRAMO  RAM0OFF O OFFRAMO  RAM0OFF O OFFRAMO  RAM1OFF O OFFRAMO  RAM0OFF O OFFRAMO  RAM1OFF O OFFRAMO	RW Field Value Id Value Description Keep RAM block 0 on or off in system of the system	et         0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	et         0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	RW Field Value Id Value	RW Field Value Id Value	RW Field Value Id Value Boscription RW ONRAMO RAM0Off RAM0On 1	RW Field Value Id Value Ed Value Ed Value Ed Value Ed Value Ed Value Ed Exercision Secription  RW ONRAMO  RAM0OFF RAM0ON 1	RW Field Value Id Value Ed Val	Et	ER	Bet

## Table 59: RESET

Thi	s re	gist	er is a retained register																																	
Bit r	num	ıbe	r		31 3	0 2	9 2	8 2	7 26	5 2	5 24	4 2	23 2	22 2	1 2	20 :	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																				Α
Res	et				0 0	0	0	0	0	0	0	0	) (	0 (	(	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	R۱	N	Field	Value Id	Valu	e						D	Des	crip	tio	n																				
Α	R۱	Ν	RESET									-	Ena	ble	or	dis	ab	le į	pin	res	et i	n d	ebι	ıg ir	ntei	rfac	e m	nod	e, s	ee '	the					
												-	DIF	per	ipl	nera	al c	ha	pte	er																
				Disabled	0							- 1	Disa	able	•																					
				Enabled	1							-	Ena	ble																						

## Table 60: RAMONB

Bit r	numbe	er		3:	1 30	29	28	27	26 2	25 2	24 2	3 22	21	20	19	18	17 1	6 1	5 14	13	12	11	10	9	8	7	6	5	4 3	2	1	0
Id																	D (	:													В	Α
Res	et			0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 (	0 0	0	0	1	1
Id	RW	Field	Value Id	V	alue	:					D	escr	ipti	on																		
Α	RW	ONRAM2									- 1	Кеер	RA	M b	loc	k 2	on o	r of	in	syst	em	ON	Mc	de								
			RAM2Off	0							(	Off																				
			RAM2On	1							(	Ͻn																				
В	RW	ONRAM3									- 1	(eep	RA	M b	loc	k 3	on o	r of	in	syst	em	ON	Mo	de								
			RAM3Off	0							(	Off																				
			RAM3On	1							(	On																				
С	RW	OFFRAM2									- 1	Кеер	ret	enti	ion	on	RAN	l blo	ck 2	wł	nen	RA	M b	lock	c is	swi	tche	ed o	ff			
			RAM2Off	0							(	Off																				
			RAM2On	1							(	Ͻn																				



Bit ı	numb	er		31	30	29	28	27	26	25	24	23	22 2	21 :	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5 5	4	3	2	1	0
Id																		D	С														В	Α
Res	et			0	0 (	0	0	0	0 (	0	0	0 (	) (	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	1	1
Id	RW	Field	Value Id	Val	ue							Des	crip	otic	n																			
D	RW	OFFRAM3										Ke	ep r	ete	enti	ion	on	RA	M	blo	ck 3	wh	en F	RAN	1 bl	ock	is s	wito	hec	d off	f			
			RAM3Off	0								Off																						
			RAM3On	1								On																						

## Table 61: DCDCEN

Bit	nu	mbe	er		31 3	0 29	28	3 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13 :	L <b>2</b> :	l1 1	0 9	9 (	7	6	5	4	3	2	1	0
Id																																		Α
Res	et				0 0 0 0 0 0 0 Value					0	0	0	0	0	0	0	0	0	0 (	0	0 (	) (	0	0	0	0	0	0	0	0	0	0	0	
Id	F	RW	Field	Value Id	Valu	е						De	scri	ptic	on																			
Α	F	RW	DCDCEN									En	abl	e or	r dis	sab	le D	C/E	C c	onv	/ert	er												
				Disabled	0							Di	sabl	le																				
				Enabled	1							En	abl	e																				



# 13 Clock management (CLOCK)

## 13.1 Functional description




Figure 13: Clock control

#### 13.1.1 HFCLK clock controller

As illustrated in *Figure 13: Clock control* on page 51 the system supports the following high frequency clock sources:

- HFCLK crystal oscillator: 16 or 32 MHz crystal oscillator
- HFCLK RC oscillator: 16 MHz RC oscillator

The system high frequency clock (HFCLK) is derived from one of the above clock sources.

The HFCLK crystal oscillators require an external AT-cut quartz crystal to be connected to the **XC1** and **XC2** pins in parallel resonant mode. If a 32 MHz crystal is used the XTALFREQ register must be configured accordingly.

The HFCLK clock controller provides the following clocks to the system derived from HFCLK:

- HCLK: 16 MHz high frequency clock for the CPU and the system as a whole.
- PCLK1M: 1 MHz peripheral clock.
- PCLK16M: 16 MHz peripheral clock.

These clocks are only available when the system is in ON mode.

When the system enters ON mode, HFCLK RC oscillator will start up automatically to provide the required clocks for the system.

The HFCLK crystal oscillator is started by triggering the HFCLKSTART task and stopped using the HFCLKSTOP task. A HFCLKSTARTED event will be generated when the selected HFCLK crystal oscillator has started. The start-up times of the HFCLK crystal oscillators are described in the device specific product specification.

A HFCLKSTOP task will stop the HFCLK oscillator. However the HFCLKSTOP task can only be sent after the STATE field in the HFCLKSTAT register indicates a 'HFCLK running' state.

The HFCLK RC oscillator is automatically switched off when the HFCLK crystal oscillators is running; it will be switched back on automatically when the HFCLK crystal oscillator is stopped.



If the system does not require any of the clocks provided by the HFCLK clock controller, the HFCLK controller may enter a power saving mode automatically and switch off the selected clock source. This occurs if all peripherals that require either PCLK1M, PCLK16M are appropriately stopped or disabled, and the CPU is sleeping and thereby no longer requesting HCLK.

When one or more of the clocks PCLK1M, PCLK16M or HFCLK are requested again, the HFCLK clock controller will resume normal operation mode. There will be transition time from power saving mode to normal operation mode that may be different depending on the HFCLK source, see product specification for more information.

To use the RADIO and the calibration mechanism associated with the 32.768 kHz RC oscillator, the HFCLK crystal oscillator must be running.

The HFCLK crystal oscillators utilize amplitude regulated architecture to achieve low current consumption and fast start-up. The HFCLK crystal oscillators are also designed to work with one of the following alternative external sources:

- A 16 MHz rail-to-rail clock signal applied to the XC1 pin. The XC2 pin shall then be left unconnected.
- A 16 MHz low swing clock signal applied to the XC1 pin. The XC2 pin shall then be left unconnected.

### 13.1.2 LFCLK clock controller

As illustrated in Figure 13: Clock control on page 51 the system supports the following low frequency clock sources:

- LFCLK crystal oscillator: 32.768 kHz crystal oscillator
- LFCLK RC oscillator: 32.768 kHz RC oscillator
- LFCLK synthesizer: 32.768 kHz synthesized from HFCLK
- LFCLK external clock source

The 32.768 kHz crystal oscillator requires an external AT-cut quartz crystal to be connected to the XL1 and XL2 pins in parallel resonant mode. The XL1 and XL2 share pins with the GPIO.

**Note:** GPIOs that share pins with XL1 and XL2 differ from device to device. For more information, see the device specific product specification.

The LFCLK clock controller provides the following clocks to the system derived from LFCLK:

PCLK32KI: 32.768 kHz low frequency clock for peripherals

The LFCLK clock controller and all of the LFCLK clock sources are switched off by default when the system is propagated from OFF to ON mode.

The LFCLK clock is started by first selecting the preferred clock source in the LFCLKSRC register and then triggering the LFCLKSTART task. If the selected clock source cannot be started immediately the 32.768 kHz RC oscillator will start automatically and generate the LFCLK until the selected clock source is available.

The LFCLK clock is stopped by triggering the LFCLKSTOP task. The LFCLKSRC register can only be modified when the LFCLK is not running.

A LFCLKSTARTED event will be generated when the selected LFCLK crystal oscillator has started. The start-up times of the LFCLK crystal oscillators are described in the device specific product specification.

A LFCLKSTOP task will stop the LFCLK oscillator. However, the LFCLKSTOP task can only be triggered after the STATE field in the LFCLKSTAT register indicates a 'LFCLK running' state.

The 32.768 kHz crystal oscillator utilizes an amplitude regulated architecture to achieve low current consumption and fast start-up.

The 32.768 kHz crystal oscillator is also designed to work with one of the following alternative external sources:

• A low swing clock signal applied to the XL1 pin. The XL2 pin shall then be left unconnected.

The synthesized 32.768 kHz clock depends on the HFCLK to run. If 250 ppm accuracy is required for the LFCLK running off the synthesized 32.768 kHz clock, the HFCLK must be generated from the HFCLK crystal oscillator.

### 13.1.3 Calibrating the 32.768 kHz RC oscillator

After the 32.768 kHz RC oscillator is started and running, it can be calibrated by triggering the CAL task. The 32.768 kHz RC oscillator will then temporarily request the HFCLK to calibrate itself against. A DONE event will be generated when calibration has finished. The calibration mechanism will only work as long as HFCLK is generated from the HFCLK



crystal oscillator, it is therefore necessary to explicitly start this crystal oscillator before calibration can be started, see HFCLKSTART task. See product specification for recommendations on calibration intervals and crystal accuracy.

### 13.1.4 Calibration timer

The calibration timer can be used to time the calibration interval of the 32.768 kHz RC oscillator. The calibration timer is started by triggering the CTSTART task and stopped by triggering the CTSTOP task. The calibration timer will always start counting down from the value specified in CTIV and generate a CTTO timeout event when it reaches 0. The Calibration timer will stop by itself when it reaches 0.




Figure 14: Calibration timer

Due to limitations in the calibration timer, only one task related to calibration, that is, CAL, CTSTART and CTSTOP, can be triggered for every period of LFCLK.

# 13.2 Register Overview

**Table 62: Instances** 

Base address	Peripheral	Instance	Description
0x40000000	CLOCK	CLOCK	Clock control

**Table 63: Register Overview** 

Register	Offset	Description
Tasks		
HFCLKSTART	0x000	Start HFCLK crystal oscillator
HFCLKSTOP	0x004	Stop HFCLK crystal oscillator
LFCLKSTART	0x008	Start LFCLK source
LFCLKSTOP	0x00C	Stop LFCLK source
CAL	0x010	Start calibration of LFCLK RC oscillator
CTSTART	0x014	Start calibration timer
CTSTOP	0x018	Stop calibration timer
Events		
HFCLKSTARTED	0x100	HFCLK oscillator started
LFCLKSTARTED	0x104	LFCLK started
DONE	0x10C	Calibration of LFCLK RC oscillator complete event
СТТО	0x110	Calibration timer timeout
Registers		
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
HFCLKRUN	0x408	Status indicating that HFCLKSTART task has been triggered
HFCLKSTAT	0x40C	Which HFCLK source is running
LFCLKRUN	0x414	Status indicating that LFCLKSTART task has been triggered
LFCLKSTAT	0x418	Which LFCLK source is running
LFCLKSRCCOPY	0x41C	Copy of LFCLKSRC register, set when LFCLKSTART task was triggered
LFCLKSRC	0x518	Clock source for the LFCLK
CTIV	0x538	Calibration timer interval
XTALFREQ	0x550	Crystal frequency

## 13.3 Register Details

## **Table 64: INTENSET**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit ı	numl	er		31	. 30	29	2	8 2	27 2	26	25	24	23	22	21	. 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	4 3	2	1	0
Id																															0	C		В	Α
Res	et			0	0	0	0	0	) (	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	) (	) (	0	0	0	0	0	0
Id	RW	' Field	Value Id	Va	llue	•							De	scr	ipti	ion																			
Α	RW	HFCLKSTARTED											W	rite	e '1	' to	En	abl	e in	teri	upt	on	HF	CLK.	STA	RTE	Dε	ver	t.						
			Enabled	1									Er	nab	le																				
В	RW	LFCLKSTARTED											W	rite	e '1	' to	En	abl	e in	teri	upt	on	LFC	CLKS	TAI	RTE	D e	ven	t.						



 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$ 

Bit i	number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				D C B A
Res	et		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
		Enabled	1	Enable
С	RW DONE			Write '1' to Enable interrupt on DONE event.
		Enabled	1	Enable
D	RW CTTO			Write '1' to Enable interrupt on CTTO event.
		Enabled	1	Enable

## **Table 65: INTENCLR**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

	TTOTAL TITLE O HAS HOE	reet. Which reducting registe							0																							
Bit numbe	er		31	30	29	28 2	27 2	26 2	25 24	4 2	3 22	2 2:	1 20	0 19	18	3 17	16	15	14	1 13	3 1	2 1:	1 10	9	8	7	6			3 2		-
Id																													D (	•	В	A
Reset			0	0	0	0 (	) (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0	0	0
ld RW	Field	Value Id	Va	lue						D	esc	ript	ion																			
A RW	HFCLKSTARTED									١	۷rit	te '1	l' to	Cle	ear	inte	erru	pt (	on	HFC	LK.	STA	RTE	<b>D</b> e	ven	t.						
		Disabled	1								Disa	ble																				
B RW	LFCLKSTARTED									١	Nrit	te '1	L' to	Cle	ear	inte	erru	pt (	on	LFC	LKS	TA	RTE	D ev	/ent	Ι.						
		Disabled	1								Disa	ble																				
C RW	DONE									١	Nrit	te '1	L' to	Cle	ear	inte	erru	pt (	on	DOI	٧E	eve	nt.									
		Disabled	1								Disa	ble																				
D RW	CTTO									١	Nrit	te '1	L' to	Cle	ear	inte	erru	pt (	on	CTT	0	vei	nt.									
		Disabled	1							[	Disa	ble																				

## **Table 66: HFCLKRUN**

Bit	numb	er		31 3	0 29	28	27	26	25	24	23	22 2	1 2	0 19	18	17	16	<b>15</b> 1	l4 1	3 12	2 11	10	9	8	7	6	5 4	1 3	2	1	0
Id																															Α
Res	et			0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0 (	0 (	0	0	0	0 (	0 (	0 (	0 (	0 (	0	0	0	0
Id	RW	Field	Value Id	Valu	е						Des	scrip	tion	1																	
Α	R	STATUS									HF	CLKS	TAI	<b>R</b> <i>T</i> ta	ask '	trigg	gere	d or	not												
			NotTriggered	0							Ta	sk no	ot tr	igge	ered																
			Triggered	1							Ta	sk tr	igge	red																	

### **Table 67: HFCLKSTAT**

Bit I	numb	er		31 30	29	28 2	27 2	6 25	5 24	23	22	21 2	20 1	9 18	8 17	16 B	15	14 1	.3 12	2 11	10	9	8 7	' 6	5	4	3	2	1 0 A
Res	et			0 0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0	0 0	0	0	0	0 (	0 (	0	0	0	0	0 (	0 (
Id	RW	Field	Value Id	Value						De	scri	ptio	n																
A	R	SRC	RC Xtal	0						16	М	Hz H	C os	cilla	tor						iting and §				he				
В	R	STATE	NotRunning Running	0						Н	CLk	< sta < not < rur	rur		g														

## **Table 68: LFCLKRUN**

Bit	numb	er		31 3	0 29	28	3 27	26	25	24	23	22 2	21 2	20 1	9 1	8 1	7 10	5 15	14	13	12	11 1	10 9	9 8	7	6	5	4	3	2	1 0	)
Id																															Α	
Res	et			0 0	0	0	0	0	0	0	0 (	0 0	) (	0	0	0	0	0	0	0	0	0 0	0 (	0	0	0	0	0	0	0 (	0 0	
Id	RW	Field	Value Id	Valu	e						Des	crip	tio	n																		
Α	R	STATUS									LFC	CLKS	TAI	R <i>T</i> t	ask	trig	ger	ed (	or n	ot												
			NotTriggered	0							Tas	sk n	ot t	rigg	gere	d																
			Triggered	1							Tas	sk tr	igg	ere	d																	

### **Table 69: LFCLKSTAT**

Bit i	numb	er		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 B A A
Res	et			0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
Α	R	SRC	RC Xtal Synth	0 1 2	Active clock source 32.768 kHz RC oscillator running and generating the LFCLK 32.768 kHz crystal oscillator running and generating the LFCLK 32.768 kHz synthesizer synthesizing 32.768 kHz (from HFCLK) and generating the LFCLK
В	R	STATE	NotRunning Running	0 1	LFCLK state LFCLK not running LFCLK running



## **Table 70: LFCLKSRCCOPY**

	numb	er		31 30	29 2	28 2	7 26	25	24	23 2	22 21	1 20	19	18	17 1	6 15	14	13 12	11	10	9 8	3 7	6	5	4	3		
Id																												\ A
Res	et			0 0	0 (	0 0	0	0	0	0 (	0	0	0	0	0 0	0	0	0 0	0	0 (	0	0	0	0	0	0	0 0	0
Id	RW	Field	Value Id	Value						Des	cript	ion																
Α	R	SRC								Clo	ck sc	ourc	e															
			RC	0						32.	768	kHz	RC o	osci	llato	r												
			Xtal	1						32.	768	kHz	crys	tal	oscil	lator												
			Synth	2						32.	768	kHz	synt	thes	sized	fron	n HF	CLK										

## Table 71: LFCLKSRC

Bit ı	umb	er		31 30	29	28	27	26	25	24	23 2	22 2	1 20	0 19	18	17	16	15 1	4 13	12	11 1	9	8	7	6	5	4	3 2	2 1	1 0
Id																													Α	Α
Res	et			0 0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0 (	0 0	0	0
Id	RW	Field	Value Id	Value	9						Des	crip	tion	1																
Α	RW	SRC									Clo	ck s	our	ce																
			RC	0							32.	768	kHz	RC.	osc	illat	or													
			Xtal	1							32.	768	kHz	cry	stal	osc	illat	or o	r ext	erna	al clo	k sc	ourc	e						
			Synth	2							32.	768	kHz	syn	the	size	d fr	om l	HFCL	.K										

## Table 72: CTIV

Bit ı	numbei	r		31 30 2	9 28	27 :	26 2	5 24	1 23	22	21 :	20 1	9 1	8 17	7 16	15	14 1	3 12	11	10	9	8	7	6 !	5 4	3	2	1	0
Id																							1	A A	Α	Α	Α	Α	Α
Res	et			0 0 0	0	0 (	0 0	0	0	0	0 (	0 0	0	0	0	0	0 0	0	0	0	0	0 (	) (	0 (	0	0	0	0	0
Id	RW	Field	Value Id	Value					De	scri	ptio	n																	
Α	RW	CTIV							Ca	alibr	atio	n ti	mer	inte	erva	l in r	nulti	ple o	of O	.25 s	eco	ond:	s. Ra	ange	e:				

Calibration timer interval in multiple of 0.25 seconds. Range:

0.25 seconds to 31.75 seconds.

## **Table 73: XTALFREQ**

Bit Id Res	numb	er			1 30 0																								Α	Α	A		Α.	A	Α	Α
Id	RW	Field	Value Id	_	alue	_	Ť	Ť	Ŭ	Ŭ	Ŭ	_	_		_	ion	_		Ĭ	Ŭ	Ĭ		Ĭ	Ŭ	Ĭ	Ĭ	Ŭ	Ī	Ť	-	_				-	
A	RW	XTALFREQ	16MHz 32MHz		kFF k00							(	egi cor 16 I	ist re MI	er ct l Hz	ha: beh cry	s to nav	nat ur. s u	ch sec	the								FCL sigr				e				



# 14 General-Purpose Input/Output (GPIO)




Figure 15: GPIO Port and the GPIO pin details

Figure 15: GPIO Port and the GPIO pin details on page 56 illustrates the GPIO port containing 32 individual pins, where PINO is illustrated in more detail as a reference. All the signals on the left side of the illustration are used by other peripherals in the system, and therefore, are not directly available to the CPU.

## 14.1 Functional description

The GPIO Port peripheral implements up to 32 pins, PIN0 through PIN31. Each of these pins can be individually configured in the PIN\_CNF[n] registers (n=0..31). The following parameters can be configured through these registers:

- Direction
- · Drive strength
- Enabling of pull-up and pull-down resistors
- Pin sensing
- Input buffer disconnect
- Analog input (for selected pins)

The PIN\_CNF registers are retained registers. See *POWER* chapter for more information about retained registers.

Pins can be individually configured, through the pin sense mechanism, to detect either a high level or a low level on their input. When the correct level is detected on any such configured pin, the sense mechanism will set the DETECT signal high. Each pin has a separate DETECT signal, and the default behaviour is that the DETECT signal from all pins in the GPIO Port are combined into a common DETECT signal that is routed throughout the system, which then can be utilized by other peripherals, see *Figure 15: GPIO Port and the GPIO pin details* on page 56. This mechanism is functional in both ON and OFF mode.

See the following peripherals for more information about how the DETECT signal is used:

- POWER: uses the DETECT signal to exit from System OFF.
- GPIOTE: uses the DETECT signal to generate the PORT event.

The input buffer of a GPIO pin can be disconnected from the pin to enable power savings when the pin is not used as an input, see *Figure 15: GPIO Port and the GPIO pin details* on page 56. Inputs must be connected in order to get a valid input value in the IN register and for the sense mechanism to get access to the pin.

Other peripherals in the system can attach themselves to GPIO pins and override their output value and configuration, or read their analog or digital input value, see *Figure 15: GPIO Port and the GPIO pin details* on page 56.



Selected PINs also support analog input signals, see ANAIN in *Figure 15: GPIO Port and the GPIO pin details* on page 56. Pins that support analog input signals vary between devices, see the product specification for your device for more details.

# **14.2 Register Overview**

Table 74: Instances

Base address	Peripheral	Instance	Description
0x50000000	GPIO	GPIO	GPIO Port

**Table 75: Register Overview** 

Register	Offset	Description	
Registers			
OUT	0x504	Write GPIO port	
OUTSET	0x508	Set individual bits in GPIO port	
OUTCLR	0x50C	Clear individual bits in GPIO port	
IN	0x510	Read GPIO port	
DIR	0x514	Direction of GPIO pins	
DIRSET	0x518	DIR set register	
DIRCLR	0x51C	DIR clear register	
PIN_CNF[0]	0x700	Configuration of GPIO pins	
PIN_CNF[1]	0x704	Configuration of GPIO pins	
PIN_CNF[2]	0x708	Configuration of GPIO pins	
PIN_CNF[3]	0x70C	Configuration of GPIO pins	
PIN_CNF[4]	0x710	Configuration of GPIO pins	
PIN_CNF[5]	0x714	Configuration of GPIO pins	
PIN_CNF[6]	0x718	Configuration of GPIO pins	
PIN_CNF[7]	0x71C	Configuration of GPIO pins	
PIN_CNF[8]	0x720	Configuration of GPIO pins	
PIN_CNF[9]	0x724	Configuration of GPIO pins	
PIN_CNF[10]	0x728	Configuration of GPIO pins	
PIN_CNF[11]	0x72C	Configuration of GPIO pins	
PIN_CNF[12]	0x730	Configuration of GPIO pins	
PIN_CNF[13]	0x734	Configuration of GPIO pins	
PIN_CNF[14]	0x738	Configuration of GPIO pins	
PIN_CNF[15]	0x73C	Configuration of GPIO pins	
PIN_CNF[16]	0x740	Configuration of GPIO pins	
PIN_CNF[17]	0x744	Configuration of GPIO pins	
PIN_CNF[18]	0x748	Configuration of GPIO pins	
PIN_CNF[19]	0x74C	Configuration of GPIO pins	
PIN_CNF[20]	0x750	Configuration of GPIO pins	
PIN_CNF[21]	0x754	Configuration of GPIO pins	
PIN_CNF[22]	0x758	Configuration of GPIO pins	
PIN_CNF[23]	0x75C	Configuration of GPIO pins	
PIN_CNF[24]	0x760	Configuration of GPIO pins	
PIN_CNF[25]	0x764	Configuration of GPIO pins	
PIN_CNF[26]	0x768	Configuration of GPIO pins	
PIN_CNF[27]	0x76C	Configuration of GPIO pins	
PIN_CNF[28]	0x770	Configuration of GPIO pins	
PIN_CNF[29]	0x774	Configuration of GPIO pins	
PIN_CNF[30]	0x778	Configuration of GPIO pins	
PIN_CNF[31]	0x77C	Configuration of GPIO pins	

# 14.3 Register Details

Table 76: OUT

	er		AF AE	AC A	AC AB	AA Z	Υ	X	w	V I	U 1	T S	R		Р	0	N	МΙ	. к	J	Ť	н	G	F E	D	c		
RW	Field	Value Id	Value					De	escri	ptio	n																	
RW	PIN0							Pi	in 0																			
		Low	0					Pi	in dr	iver	is l	ow																
		High	1					Pi	in dr	iver	is h	nigh																
RW	PIN1							Pi	in 1																			
		Low	0					Pi	in dr	iver	· is l	ow																
		High	1					Pi	in dr	iver	is h	nigh																
RW	PIN2							Pi	in 2																			
		Low	0					Pi	in dr	iver	is l	ow																
		High	1					Pi	in dr	iver	is h	nigh																
RW	PIN3							Pi	in 3																			
		Low	0					Pi	in dr	iver	is l	ow																
	RW RW RW	RW Field RW PIN0  RW PIN1  RW PIN2	Tell	AF AE	AF AE AC	RW Field Value Id Value RW Field Value Id Value RW PINO  Low 0 High 1  RW PIN1  Low 0 High 1  Low 0 High 1  RW PIN2  Low 0 High 1  RW PIN2  Low 0 High 1  RW PIN3	AF AE AC AC AB AA Z 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AF AE AC AB AA Z Y Y	AF AE AC AB AA Z	AF AE AC AB AA Z	AF AE AC AB AA Z Y X W V V V V V V V V V V V V V V V V V V	AF AE AC AB AA Z	AF AE AC AB AA Z Y X W V U T S  to 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AF AE AC AE AA Z Y X W V U T S R 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AF AE AC AE AA Z Y X W V U T S R Q Q te	AF AE AC AE AA Z Y X W V U T S R Q P O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AF AE AC AE AA Z Y X W V U T S R Q P O O O O O O O O O O O O O O O O O O	AF AE AC AE AA Z Y X W V U T S R Q P O N  te	AF AE AC AB AA Z Y X W V U T S R Q P O N M Lot  O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AF AE AL AC AB AA Z Y X W V U T S R Q P 0 N M L X Kt.  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AF AE AL C AB AP Z Y X W V U T S R Q P O N M L K J 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AF AE AL AC AB AP Z Y X W V U T S R Q P 0 N M L K J 1 S R Q P 0 0 N M L K J 1 S R Q P 0 0 N M L K J 1 S R Q P 0 0 N M L K J 1 S R Q P 0 0 N M L K J 1 S R Q P 0 N M L K J 1 S R Q P 0 N M L K J 1 S R Q P 0 N M L K J 1 S R Q P 0 N M L K J 1 S R Q P N N M L K J 1 S R Q P N N M L K J 1 S R Q P N N M L K J 1 S R Q P N N M L K J 1 S R Q P N N M L K J 1 S R Q P N N M L K J 1 S R Q P N N M L K J 1 S R Q N M L M L M L M L M L M L M L M L M L M	AF AE AC AB AP Z V X W V U T S R Q P O N M L K J I A HAP Z V V W V U T S R Q P O N M L K J I B HAP Z V V W V U T S R Q P O N M L K J I B HAP Z V V W V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V V U T S R Q P O N M M L K J I B HAP Z V V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V V U T S R Q P O N M M L K J I B HAP Z V V V U T S R Q P O N M M L K J I B HAP Z V V V V U T S R Q P O N M M L K J I B HAP Z V V V V U T S R Q P O N M M L K J I B HAP Z V V V V V U T S R Q P O N M M L K J I B HAP Z V V V V V V V V V V V U T S R Q P O N M M L K J I B HAP Z V V V V V V V V V V V V V V V V V V	AF AE AC AB AA Z Y X W V U T S R Q P O N M L K J I H G O O O O O O O O O O O O O O O O O O	AF AE AL AC AB AA Z Y X W V U T S R Q P O N M L K J I H G F E C O N W L K J I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I H G F E C O N W L K J I I I H G F E C O N W L K J I I I H G F E C O N W L K J I I I H G F E C O N W L K J I I I H G F E C O N W L K J I I I H G F E C O N W L K J I I I I H G F E C O N W L K J I I I I I I I I I I I I I I I I I I	AF AE AC AC AB AA Z Y X W V U T S R Q P O N M L K J I H G F E D O S N M L L K J I H G F E D O S N M L L L K J I H G F E D O S N M L L L K J I H G F E D O S N M L L L L L L L L L L L L L L L L L L	AF AE AC AC AB AA Z Y X W V U T S R Q P O N M L K J I H G F E D C C C C C C C C C C C C C C C C C C	AF AE AC AC AB AA Z Y X W V U T S R Q P O N M L K J I H G F E D C B C B C C C C C C C C C C C C C C C



	umbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id Rese	.+				X W V U T S R Q P O N M L K J I H G F E D C B A O O O O O O O O O O O O O O O O O O
Id		Field	Value Id	Value	Description
E	RW	PIN4	High	1	Pin driver is high Pin 4
_			Low	0	Pin driver is low
F	D\A/	DINE	High	1	Pin driver is high Pin 5
г	KVV	PIN5	Low	0	Pin driver is low
			High	1	Pin driver is high
G	RW	PIN6	Low	0	Pin 6 Pin driver is low
			High	1	Pin driver is high
Н	RW	PIN7			Pin 7
			Low High	0	Pin driver is low Pin driver is high
I	RW	PIN8	-		Pin 8
			Low	0	Pin driver is low Pin driver is high
J	RW	PIN9	High	1	Pin 9
			Low	0	Pin driver is low
K	R\W	PIN10	High	1	Pin driver is high Pin 10
		20	Low	0	Pin driver is low
	Divi	DINIA	High	1	Pin driver is high
L	KW	PIN11	Low	0	Pin 11 Pin driver is low
			High	1	Pin driver is high
М	RW	PIN12	Low	0	Pin 12 Pin driver is low
			Low High	1	Pin driver is high
N	RW	PIN13			Pin 13
			Low High	0	Pin driver is low Pin driver is high
0	RW	PIN14	riigii	1	Pin 14
			Low	0	Pin driver is low
Р	RW	PIN15	High	1	Pin driver is high Pin 15
•	11.00	111113	Low	0	Pin driver is low
	DIA	DINIAC	High	1	Pin driver is high
Q	RW	PIN16	Low	0	Pin 16 Pin driver is low
			High	1	Pin driver is high
R	RW	PIN17	Low	0	Pin 17 Pin driver is low
			High	1	Pin driver is high
S	RW	PIN18		_	Pin 18
			Low High	0 1	Pin driver is low Pin driver is high
Т	RW	PIN19	6	-	Pin 19
			Low	0	Pin driver is low
U	RW	PIN20	High	1	Pin driver is high Pin 20
			Low	0	Pin driver is low
V	RW	PIN21	High	1	Pin driver is high Pin 21
			Low	0	Pin driver is low
۱۸/	D\A/	DINI22	High	1	Pin driver is high
W	KVV	PIN22	Low	0	Pin 22 Pin driver is low
			High	1	Pin driver is high
Х	RW	PIN23	Low	0	Pin 23 Pin driver is low
			High	1	Pin driver is low Pin driver is high
Υ	RW	PIN24	-	0	Pin 24
			Low High	0	Pin driver is low Pin driver is high
Z	RW	PIN25	-		Pin 25
			Low High	0	Pin driver is low Pin driver is high
AA	RW	PIN26	111611	1	Pin 26
			Low	0	Pin driver is low
AB	RW	PIN27	High	1	Pin driver is high Pin 27
5		-	Low	0	Pin driver is low
۸۲	DVA	DINIO	High	1	Pin driver is high
AC	ĸW	PIN28	Low	0	Pin 28 Pin driver is low
			High	1	Pin driver is high
AD	RW	PIN29	Low	0	Pin 29 Pin driver is low
			High	1	Pin driver is high
ΑE	RW	PIN30			Pin 30



	numb	er		31 30 2																							-
Id				AF AE A	E AC	AB AA	ZΥ	X	W	V	υ.	ΓS	R	Q	Р	O N	М	L K	J	1	Н	G	FI	E C	C	В	Α
Rese	et			0 0 0	0 (	0 (	0 0	0	0	0	0 (	0 0	0	0	0	0 0	0	0 0	0	0	0	0	0 (	0 0	0	0	0
Id	RW	Field	Value Id	Value				De	escri	ptic	on																
			Low	0				Р	in dr	rive	r is l	ow															
			High	1				Р	in dr	rive	r is l	nigh															
AF	RW	PIN31						Р	in 31	1																	
			Low	0				Р	in dr	rive	r is l	ow															
			High	1				Р	in dr	rive	r is l	nigh															

## Table 77: OUTSET

Note: Read: reads value of OUT register.

Note: Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

	umbe	er			7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id					BAAZYX W V U T S R Q P O N M L K J I H G F E D C B A
Rese					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld		Field	Value Id	Value	Description
4	RW	PIN0			Pin 0
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
3	RW	PIN1			Pin 1
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
:	D\A/	PIN2	361	-	Pin 2
-	IV V V	PINZ	Low	0	
					Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
)	RW	PIN3			Pin 3
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
	RW	PIN4			Pin 4
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
F	R\M	PIN5	500	-	Pin 5
	11.00	FINS	Low	0	Read: pin driver is low
					· · · · · · · · · · · · · · · · · · ·
			High	1	Read: pin driver is high
_		B.11.6	Set	1	Write: writing a '1' sets the pin high
3	RW	PIN6			Pin 6
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
1	RW	PIN7			Pin 7
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
	R\M	PIN8	Jul	-	Pin 8
	11.00	11110	Low	0	
					Read: pin driver is low
			High	1	Read: pin driver is high
		811.0	Set	1	Write: writing a '1' sets the pin high
	RW	PIN9			Pin 9
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
(	RW	PIN10			Pin 10
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
	RW/	PIN11		<del>-</del>	Pin 11
-			Low	0	Read: pin driver is low
				1	Read: pin driver is low  Read: pin driver is high
			High		
	D	DINIAO	Set	1	Write: writing a '1' sets the pin high
N	кW	PIN12		_	Pin 12
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
V	RW	PIN13			Pin 13
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
0	R\M	PIN14		-	Pin 14
,	11.44		Low	0	Read: pin driver is low
					·
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
	_				Pin 15
Р	RW	PIN15			
•	RW	PIN15	Low	0	Read: pin driver is low
>	RW	PIN15	Low High	0 1	Read: pin driver is low Read: pin driver is high
)	RW	PIN15			·



**Note:** Read: reads value of OUT register. **Note:** Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

	numbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld Door					X W V U T S R Q P O N M L K J I H G F E D C B A
Res		Field	Value Id		
ld	KW	Field	Value Id	Value	Description
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
D	DIA	DINIAT	Set	1	Write: writing a '1' sets the pin high
R	KVV	PIN17	Law	0	Pin 17
			Low		Read: pin driver is low
			High	1	Read: pin driver is high
S	D\A/	PIN18	Set	1	Write: writing a '1' sets the pin high Pin 18
3	I VV	LINIO	Low	0	Read: pin driver is low
			Low High	1	Read: pin driver is low
			Set	1	Write: writing a '1' sets the pin high
Т	R\M	PIN19	Jet	1	Pin 19
	11.00	111413	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
U	RW/	PIN20	360	•	Pin 20
_		20	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
V	RW	PIN21	500	-	Pin 21
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
W	RW	PIN22			Pin 22
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
Χ	RW	PIN23			Pin 23
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
Υ	RW	PIN24			Pin 24
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
Z	RW	PIN25			Pin 25
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AA	RW	PIN26			Pin 26
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AB	RW	PIN27			Pin 27
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AC	RW	PIN28		_	Pin 28
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AD	RW	PIN29			Pin 29
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
ΑE	RW	PIN30		_	Pin 30
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high
AF	RW	PIN31			Pin 31
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Set	1	Write: writing a '1' sets the pin high

## Table 78: OUTCLR

**Note:** Read: reads value of OUT register. **Note:** Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect

		Note: maividual bits are	cleared by writing a 1 to tr	ie bits that	strail be cie	earec	ı. vvi	Triting of	a U	WIII	Hav	e nc	ene	ct.											
Bit	numb	er		31 30 29	28 27 26 2	25 24	4 23	22 21	L 20	19	18	17 1	6 15	14	13 13	2 11	10	9	8 7	6	5	4	3	2 1	L O
Id				AF AE AC	AC AB AA	ZΥ	Х	w v	U	Т	S	R C	P	0	N M	l L	Κ.	l I	Н	G	F	Ε	D (	СВ	Α
Res	et			0 0 0	0 0 0 0	0 0	0	0 0	0	0	0	0 0	0	0	0 0	0	0	0 0	0	0	0	0	0 (	0	0
Id	RW	Field	Value Id	Value			De	script	ion																
Α	RW	PIN0					Pi	n 0																	
			Low	0			Re	ead: pi	in d	river	is l	low													
			High	1			Re	ead: pi	in d	river	is l	high													
			Clear	1			W	rite: v	vriti	ng a	'1'	sets	the	pin l	ow										
В	RW	PIN1					Pi	n 1																	



Note: Read: reads value of OUT register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Id	umbe		, 3	31 30 29 28 27 26 25 24 AF AE AC AC AB AA Z Y	Writing a '0' will have no effect.  23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  X W V U T S R Q P O N M L K J I H G F E D C B A
Res					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW	Field	Value Id		Description
			Low	0	Read: pin driver is low
			High Clear	1	Read: pin driver is high Write: writing a '1' sets the pin low
С	R\M/	PIN2	Cleai	1	Pin 2
	11.00	1 111/2	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
D	RW	PIN3			Pin 3
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
E	D\A/	PIN4	Clear	1	Write: writing a '1' sets the pin low Pin 4
_	11.00	r IIV4	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
F	RW	PIN5			Pin 5
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
_	D\A/	DING	Clear	1	Write: writing a '1' sets the pin low
G	IVVV	PIN6	Low	0	Pin 6 Read: pin driver is low
			High	1	Read: pin driver is low
			Clear	1	Write: writing a '1' sets the pin low
Н	RW	PIN7			Pin 7
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
	D\A/	DINIO	Clear	1	Write: writing a '1' sets the pin low
1	KVV	PIN8	Low	0	Pin 8 Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
J	RW	PIN9			Pin 9
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
K	D\A/	PIN10	Clear	1	Write: writing a '1' sets the pin low Pin 10
K	NVV	PINIO	Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
L	RW	PIN11			Pin 11
			Low	0	Read: pin driver is low
			High Clear	1	Read: pin driver is high Write: writing a '1' sets the pin low
М	RW	PIN12	Cicai	1	Pin 12
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
N	RW	PIN13	Law	0	Pin 13
			Low High	0	Read: pin driver is low Read: pin driver is high
			Clear	1	Write: writing a '1' sets the pin low
0	RW	PIN14			Pin 14
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
n	D) A /	DINI1 F	Clear	1	Write: writing a '1' sets the pin low
Р	KW	PIN15	Low	0	Pin 15 Read: pin driver is low
			High	1	Read: pin driver is low
			Clear	1	Write: writing a '1' sets the pin low
Q	RW	PIN16			Pin 16
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
D	D\A/	DIN17	Clear	1	Write: writing a '1' sets the pin low
R	KVV	PIN17	Low	0	Pin 17 Read: pin driver is low
			High	1	Read: pin driver is low
			Clear	1	Write: writing a '1' sets the pin low
S	RW	PIN18			Pin 18
			Low	0	Read: pin driver is low
			High	1	Read: pin driver is high
т	B/V/	PIN19	Clear	1	Write: writing a '1' sets the pin low Pin 19
Т	IVV	TINITS	Low	0	Read: pin driver is low
			High	1	Read: pin driver is low
			Clear	1	Write: writing a '1' sets the pin low
					Pin 20
U	RW	PIN20			
U	RW	PIN20	Low High	0 1	Read: pin driver is low Read: pin driver is high



Note: Read: reads value of OUT register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Id	B A 0 0
Id         RW         Field         Value Id         Value         Description           V         RW         PIN21         Pin 21           Low         0         Read: pin driver is low           High         1         Read: pin driver is high	0 0
Clear 1 Write: writing a '1' sets the pin low  V RW PIN21 Pin 21  Low 0 Read: pin driver is low High 1 Read: pin driver is high	
V         RW         PIN21         Pin 21           Low         0         Read: pin driver is low           High         1         Read: pin driver is high	
Low 0 Read: pin driver is low High 1 Read: pin driver is high	
High 1 Read: pin driver is high	
Clear 1 Write: writing a '1' sets the pin low	
W RW PIN22 Pin 22	
Low 0 Read: pin driver is low	
High 1 Read: pin driver is high	
Clear 1 Write: writing a '1' sets the pin low	
X RW PIN23 Pin 23	
Low 0 Read: pin driver is low	
High 1 Read: pin driver is high	
Clear 1 Write: writing a '1' sets the pin low	
Y RW PIN24 Pin 24	
Low 0 Read: pin driver is low	
High 1 Read: pin driver is high	
Clear 1 Write: writing a '1' sets the pin low	
Z RW PIN25 Pin 25	
Low 0 Read: pin driver is low	
High 1 Read: pin driver is high	
Clear 1 Write: writing a '1' sets the pin low	
AA RW PIN26 Pin 26	
Low 0 Read: pin driver is low	
High 1 Read: pin driver is high	
Clear 1 Write: writing a '1' sets the pin low	
AB RW PIN27 Pin 27	
Low 0 Read: pin driver is low	
High 1 Read: pin driver is high	
Clear 1 Write: writing a '1' sets the pin low	
AC RW PIN28 Pin 28	
Low 0 Read: pin driver is low	
High 1 Read: pin driver is high	
Clear 1 Write: writing a '1' sets the pin low	
AD RW PIN29 Pin 29	
Low 0 Read: pin driver is low	
High 1 Read: pin driver is high	
Clear 1 Write: writing a '1' sets the pin low	
AE RW PIN30 Pin 30	
Low 0 Read: pin driver is low	
High 1 Read: pin driver is low	
Clear 1 Write: writing a '1' sets the pin low	
AF RW PIN31 Pin 31	
Low 0 Read: pin driver is low	
High 1 Read: pin driver is low	
Clear 1 Write: writing a '1' sets the pin low	

## Table 79: IN

	numbe	er		31 30 2	9 28 27	7 26 25	5 24	23 22	2 21	20 1	19 1	8 17	7 16	15	14 1	3 12	11 1	10 9	8	7	6 5	4	3	2 1	L O
Id				AF AE A														<b>(</b> )		H (	G F	Ε	D (	: В	Α
Rese	et			0 0 0	0 0	0 0	0	0 0	0	0 (	0 0	0	0	0	0 0	0	) (	0 (	0	0 (	0 0	0	0 0	0	0
ld	RW	Field	Value Id	Value				Desci	ripti	on															
Α	R	PIN0						Pin (	)																
			Low	0				Pin i	nput	t is lo	w														
			High	1				Pin i	nput	t is h	igh														
В	R	PIN1						Pin 1	L																
			Low	0				Pin i	nput	t is lo	ow														
			High	1				Pin i	nput	t is h	igh														
С	R	PIN2						Pin 2	2																
			Low	0				Pin i	nput	t is lo	ow														
			High	1				Pin i	nput	t is h	igh														
D	R	PIN3	_					Pin 3																	
			Low	0				Pin i	nput	t is lo	ow														
			High	1				Pin i																	
E	R	PIN4						Pin 4	1		•														
			Low	0				Pin i	nput	t is lo	ow														
			High	1				Pin i	nput	t is h	igh														
F	R	PIN5	_					Pin 5	5																
			Low	0				Pin i	nput	t is lo	w														
			High	1				Pin i	nput	t is h	igh														
G	R	PIN6						Pin 6	5																
			Low	0				Pin i	nput	t is lo	w														
			High	1				Pin i																	
Н	R	PIN7	_ •					Pin 7			_														
			Low	0				Pin i	nput	t is lo	ow														
			High	1				Pin i																	
ī	R	PIN8	<b>.</b>					Pin 8			-														
		-																							



	numbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					X W V U T S R Q P O N M L K J I H G F E D C B A
Rese		Field	Value Id	Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
		11010	Low	0	Pin input is low
			High	1	Pin input is high
J	R	PIN9			Pin 9
			Low	0	Pin input is low
	_	DINIAO	High	1	Pin input is high
K	R	PIN10	Low	0	Pin 10 Pin input is low
			High	1	Pin input is high
L	R	PIN11			Pin 11
			Low	0	Pin input is low
			High	1	Pin input is high
M	R	PIN12	Laur	0	Pin 12 Pin input is low
			Low High	0 1	Pin input is high
N	R	PIN13	I II BII	1	Pin 13
			Low	0	Pin input is low
			High	1	Pin input is high
0	R	PIN14			Pin 14
			Low	0	Pin input is low
Р	R	PIN15	High	1	Pin input is high Pin 15
-	IX	INITJ	Low	0	Pin input is low
			High	1	Pin input is high
Q	R	PIN16	-		Pin 16
			Low	0	Pin input is low
	_		High	1	Pin input is high
R	R	PIN17	1	0	Pin 17
			Low High	0	Pin input is low Pin input is high
S	R	PIN18	111611	1	Pin 18
-			Low	0	Pin input is low
			High	1	Pin input is high
Т	R	PIN19			Pin 19
			Low	0	Pin input is low
U	R	PIN20	High	1	Pin input is high Pin 20
U	IX	FINZU	Low	0	Pin input is low
			High	1	Pin input is high
V	R	PIN21	-		Pin 21
			Low	0	Pin input is low
		DINIAA	High	1	Pin input is high
W	R	PIN22	Low	0	Pin 22 Pin input is low
			High	1	Pin input is high
Χ	R	PIN23	6	-	Pin 23
			Low	0	Pin input is low
			High	1	Pin input is high
Υ	R	PIN24		0	Pin 24
			Low	0	Pin input is low
Z	R	PIN25	High	1	Pin input is high Pin 25
			Low	0	Pin input is low
			High	1	Pin input is high
AA	R	PIN26			Pin 26
			Low	0	Pin input is low
ΛD	D	DINI27	High	1	Pin input is high
AB	K	PIN27	Low	0	Pin 27 Pin input is low
			High	1	Pin input is high
AC	R	PIN28	_		Pin 28
			Low	0	Pin input is low
			High	1	Pin input is high
AD	R	PIN29	1	0	Pin 29
			Low	0	Pin input is low
AE	R	PIN30	High	1	Pin input is high Pin 30
, (L		50	Low	0	Pin input is low
			High	1	Pin input is high
AF	R	PIN31			Pin 31
			Low	0	Pin input is low
			High	1	Pin input is high

## Table 80: DIR

Bit ı	numb	er		31 3	0 2	9 2	28 2	7 2	6 2	25 2	24 2	23 2	22 :	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 (	ĺ
Id	Id AF AE AC AC AB AA 2							: ነ	( )	( )	w '	٧	U	Т	S	R	Q	Р	0	N	М	L	Κ	J	L	н	G	F	Ε	D	С	ВА	ı		
Reset 0 0 0 0 0 0								0	0	) (	) (	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	
Id	RW	Field	Value Id	/alu	e							)es	crip	otic	on																				ı
Α	RW	PIN0										Pin	0																						



Bit r	numb	er		AF AE AC AC AB AA Z Y	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A
Rese		Field	Value Id	0 0 0 0 0 0 0 0 0 Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Iu	NVV	rieiu	Input	0	Pin set as input
			Output	1	Pin set as output
В	RW	PIN1	Input	0	Pin 1 Pin set as input
			Output	1	Pin set as output
С	RW	PIN2			Pin 2
			Input	0	Pin set as input
D	RW	PIN3	Output	1	Pin set as output Pin 3
_			Input	0	Pin set as input
_			Output	1	Pin set as output
E	RW	PIN4	Input	0	Pin 4 Pin set as input
			Output	1	Pin set as output
F	RW	PIN5			Pin 5
			Input Output	0	Pin set as input Pin set as output
G	RW	PIN6	Output	1	Pin 6
			Input	0	Pin set as input
Н	D\A/	PIN7	Output	1	Pin set as output Pin 7
П	NVV	PIN7	Input	0	Pin set as input
			Output	1	Pin set as output
I	RW	PIN8		0	Pin 8
			Input Output	0	Pin set as input Pin set as output
J	RW	PIN9	Cutput	-	Pin 9
			Input	0	Pin set as input
K	R/V/	PIN10	Output	1	Pin set as output Pin 10
K	IVV	FINIO	Input	0	Pin set as input
			Output	1	Pin set as output
L	RW	PIN11	Input	0	Pin 11 Pin set as input
			Output	1	Pin set as output
M	RW	PIN12			Pin 12
			Input	0	Pin set as input
N	RW	PIN13	Output	1	Pin set as output Pin 13
			Input	0	Pin set as input
	DVA	DINI4 4	Output	1	Pin set as output
0	KVV	PIN14	Input	0	Pin 14 Pin set as input
			Output	1	Pin set as output
Р	RW	PIN15		0	Pin 15
			Input Output	0	Pin set as input Pin set as output
Q	RW	PIN16	Cutput	-	Pin 16
			Input	0	Pin set as input
R	RW	PIN17	Output	1	Pin set as output Pin 17
.,			Input	0	Pin set as input
		B.11.1.0	Output	1	Pin set as output
S	кW	PIN18	Input	0	Pin 18 Pin set as input
			Output	1	Pin set as output
Т	RW	PIN19	la accet	0	Pin 19
			Input Output	0	Pin set as input Pin set as output
U	RW	PIN20	1		Pin 20
			Input	0	Pin set as input
V	RW	PIN21	Output	1	Pin set as output Pin 21
		==	Input	0	Pin set as input
	D	DINIZZ	Output	1	Pin set as output
W	кW	PIN22	Input	0	Pin 22 Pin set as input
			Output	1	Pin set as output
X	RW	PIN23		0	Pin 23
			Input Output	0	Pin set as input Pin set as output
Υ	RW	PIN24	- achar	-	Pin 24
			Input	0	Pin set as input
Z	D\A/	PIN25	Output	1	Pin set as output Pin 25
_	IVV	I IIVA	Input	0	Pin set as input
			Output	1	Pin set as output
AA	RW	PIN26	Input	0	Pin 26
			Input Output	0 1	Pin set as input Pin set as output
			•		•



numbe et	er		31 30 29 28 27 26 25 24 AF AE AC AC AB AA Z Y 0 0 0 0 0 0 0 0 0	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
RW	Field	Value Id	Value	Description
RW	PIN27			Pin 27
		Input	0	Pin set as input
		Output	1	Pin set as output
RW	PIN28			Pin 28
		Input	0	Pin set as input
		Output	1	Pin set as output
RW	PIN29			Pin 29
		Input	0	Pin set as input
		Output	1	Pin set as output
RW	PIN30			Pin 30
		Input	0	Pin set as input
		Output	1	Pin set as output
RW	PIN31			Pin 31
		Input	0	Pin set as input
		Output	1	Pin set as output
	RW RW RW RW	RW Field RW PIN27 RW PIN28 RW PIN29 RW PIN30	RW Field Value Id  RW PIN27  Input Output  RW PIN28  Input Output  RW PIN29  Input Output  RW PIN30  Input Output  RW PIN30  Input	AF AE AC AE AA Z Y Y 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

## Table 81: DIRSET

Note: Read: reads value of DIR register.

Note: Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

	number				23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
ld				AF AE AC AC AB AA Z Y	X W V U T S R Q P O N M L K J I H G F E D C B .
Res	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld	RW Fi	eld	Value Id	Value	Description
Α	RW PI				Set as output pin 0
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
В	RW PI	N1	Set	1	Set as output pin 1
ь	IVV FI	IIVI	Input	0	Read: pin set as input
			Output	1	· · · · · · · · · · · · · · · · · · ·
			•		Read: pin set as output
_	DIA/ DI	NO	Set	1	Write: writing a '1' sets pin to output
С	RW PI	IN2		0	Set as output pin 2
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
D	RW PI	N3			Set as output pin 3
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
E	RW PI	N4			Set as output pin 4
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
F	RW PI	N5			Set as output pin 5
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
G	RW PI	N6	500	-	Set as output pin 6
•			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
Н	RW PI	N7	Set	1	• • •
П	KW PI	IN7	la mark	0	Set as output pin 7
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
I	RW PI	N8			Set as output pin 8
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
J	RW PI	N9			Set as output pin 9
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
K	RW PI	N10			Set as output pin 10
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
L	RW PI	N11			Set as output pin 11
-			Input	0	Read: pin set as input
			Output	1	Read: pin set as niput
			Set	1	Write: writing a '1' sets pin to output
N/I	DIA/ DI	N112	JEL	1	
M	RW PI	INTZ	In march	0	Set as output pin 12
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
N	RW PI	N13			Set as output pin 13
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output



**Note:** Read: reads value of DIR register. **Note:** Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

Id	umbe	er 		AF AE AC AC AB AA Z Y	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U T S R Q P O N M L K J I H G F E D C B A
Rese Id		Field	Value Id	Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Iu	IVVV	riciu	Set	1	Write: writing a '1' sets pin to output
0	RW	PIN14		_	Set as output pin 14
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
_		D.1.14.	Set	1	Write: writing a '1' sets pin to output
Р	RW	PIN15	Innut	0	Set as output pin 15
			Input Output	1	Read: pin set as input Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
Q	RW	PIN16			Set as output pin 16
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
_	5111	B.1.1.	Set	1	Write: writing a '1' sets pin to output
R	RW	PIN17	Innut	0	Set as output pin 17
			Input Output	1	Read: pin set as input Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
S	RW	PIN18			Set as output pin 18
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
_		P.1.140	Set	1	Write: writing a '1' sets pin to output
T	RW	PIN19	Innut	0	Set as output pin 19
			Input Output	0	Read: pin set as input Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
U	RW	PIN20			Set as output pin 20
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
V	RW	PIN21			Set as output pin 21
			Input	0	Read: pin set as input
			Output Set	1	Read: pin set as output Write: writing a '1' sets pin to output
W	RW	PIN22	Jei	±	Set as output pin 22
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
Х	RW	PIN23		•	Set as output pin 23
			Input Output	0	Read: pin set as input
			Set	1	Read: pin set as output Write: writing a '1' sets pin to output
Υ	RW	PIN24	JCI	1	Set as output pin 24
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
Z	RW	PIN25	to a t	•	Set as output pin 25
			Input Output	0	Read: pin set as input Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
AA	RW	PIN26			Set as output pin 26
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
	D1 : /	DINIZZ	Set	1	Write: writing a '1' sets pin to output
AB	RW	PIN27	Innut	0	Set as output pin 27
			Input Output	0	Read: pin set as input Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
AC	RW	PIN28			Set as output pin 28
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
AD	RW	PIN29	la anti-	0	Set as output pin 29
			Input Output	0	Read: pin set as input Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
ΑE	RW	PIN30		-	Set as output pin 30
-			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output
AF	RW	PIN31			Set as output pin 31
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Set	1	Write: writing a '1' sets pin to output



### Table 82: DIRCLR

Note: Read: reads value of DIR register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

	numb		cicarca by writing a 1 to ti	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					X W V U T S R Q P O N M L K J I H G F E D C B A
Res		Field	Value Id	Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
A	RW		value lu	value	Set as input pin 0
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
<b>D</b>	DIA	DINIA	Clear	1	Write: writing a '1' sets pin to input
В	KVV	PIN1	Input	0	Set as input pin 1 Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
С	RW	PIN2			Set as input pin 2
			Input	0	Read: pin set as input
			Output Clear	1 1	Read: pin set as output Write: writing a '1' sets pin to input
D	RW	PIN3	Cicai	<u>.</u>	Set as input pin 3
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
_	DIA	DINIA	Clear	1	Write: writing a '1' sets pin to input
E	RW	PIN4	Input	0	Set as input pin 4 Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
F	RW	PIN5			Set as input pin 5
			Input	0	Read: pin set as input
			Output Clear	1 1	Read: pin set as output
G	RW	PIN6	Cledi	1	Write: writing a '1' sets pin to input Set as input pin 6
Ü			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Н	RW	PIN7	Innut	0	Set as input pin 7
			Input Output	1	Read: pin set as input Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
I	RW	PIN8			Set as input pin 8
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
J	RW/	PIN9	Clear	1	Write: writing a '1' sets pin to input Set as input pin 9
•		1 1145	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
K	RW	PIN10	la a de	0	Set as input pin 10
			Input Output	0 1	Read: pin set as input Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
L	RW	PIN11			Set as input pin 11
			Input	0	Read: pin set as input
			Output Clear	1 1	Read: pin set as output Write: writing a '1' sets pin to input
М	RW	PIN12	Cleal	1	Set as input pin 12
		11112	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
N	RW	PIN13	Input	0	Set as input pin 13 Read: pin set as input
			Output	1	Read: pin set as input Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
0	RW	PIN14			Set as input pin 14
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
Р	RW	PIN15	Clear	1	Write: writing a '1' sets pin to input Set as input pin 15
		20	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
		B1114.6	Clear	1	Write: writing a '1' sets pin to input
Q	RW	PIN16	Innut	0	Set as input pin 16
			Input Output	0 1	Read: pin set as input Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
R	RW	PIN17			Set as input pin 17
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
S	B/V/	PIN18	Clear	1	Write: writing a '1' sets pin to input Set as input pin 18
J	11.44	1 11410	Input	0	Read: pin set as input
			Output	1	Read: pin set as output



Note: Read: reads value of DIR register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Bit r	umbe		dicarea by writing a 1 to a		23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					X W V U T S R Q P O N M L K J I H G F E D C B A
Rese					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
-	D) 4 /	DINAG	Clear	1	Write: writing a '1' sets pin to input
Т	KW	PIN19	lanut	0	Set as input pin 19
			Input	1	Read: pin set as input
			Output Clear	1	Read: pin set as output Write: writing a '1' sets pin to input
U	D\A/	PIN20	Clear	1	Set as input pin 20
U	LVV	PINZU	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
V	RW	PIN21	Gicai	_	Set as input pin 21
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
W	RW	PIN22			Set as input pin 22
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Χ	RW	PIN23			Set as input pin 23
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
Υ	RW	PIN24			Set as input pin 24
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
-	D) 4 /	DINAS	Clear	1	Write: writing a '1' sets pin to input
Z	RW	PIN25	la a de	٥	Set as input pin 25
			Input	0	Read: pin set as input
			Output Clear	1	Read: pin set as output
AA	D\A/	PIN26	Clear	1	Write: writing a '1' sets pin to input Set as input pin 26
АА	11.00	FINZU	Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AB	RW	PIN27	Cicui	_	Set as input pin 27
, ,,,			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AC	RW	PIN28			Set as input pin 28
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
AD	RW	PIN29			Set as input pin 29
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input
ΑE	RW	PIN30			Set as input pin 30
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
		511104	Clear	1	Write: writing a '1' sets pin to input
AF	RW	PIN31	F	•	Set as input pin 31
			Input	0	Read: pin set as input
			Output	1	Read: pin set as output
			Clear	1	Write: writing a '1' sets pin to input

## Table 83: PIN\_CNF[n]

Bit r Id Rese	umb et	er		31 0		29	28 2 0    0		25 2	24 0	23 2 0 0	2 2	1 2 0			8 1 E 0		5 15 0	0	1 1 0			) 9 D 0	7 0	6 0	5 0	4 0 (	3 2 C C	L 0 A 0
Id	RW	Field	Value Id	Va	lue						Desc	ript	tion	1															
Α	RW	DIR	Input Output	0							Pin Con Con	figu	ire	pin			•												
В	RW	INPUT	Connect Disconnect	0							Con Con Disc	nec	t or	r dis	cor bu	nne ffe	ct i r	npu			er								
С	RW	PULL	Disabled Pulldown Pullup	0 1 3							Pull No Pull Pull	pull dov	٧n	on	pin														
D	RW	DRIVE	S0S1 H0S1 S0H1 H0H1 D0S1 D0H1	0 1 2 3 4 5							Driv Star High Star High Disc Disc	ndai n dr ndai n dr conr	rd '( ive rd '( ive nect	0', s '0', 0', h '0', t '0'	stan sta nigh hig sta	da nda dr h 'd	ard ive driv ard	'1' '1' e '1' '1'											



	numb	er		31 30	29	28	27	26 2	25 2	24 2	23 2	2 2:	1 20	19	18			15 1	4 1	3 12					6	5				
Id																Ε	E				- 1	D D	D					C (	) I	3 A
Res	et			0 0	0	0	0	0 0	(	) (	0	0	0	0	0	0	0 (	0 0	0	0	0 (	0 0	0	0	0	0	0	0 (	) 1	L O
Id	RW	Field	Value Id	Value	•						Desc	cript	ion																	
			S0D1	6							Stai	ndar	'd '0	'. di	isco	nne	ct '1	l'												
			H0D1	7							Hig	h dr	ve '	0', c	disc	onn	ect	'1'												
Ε	RW	SENSE									Pin	sen	sing	me	cha	nisn	ı													
			Disabled	0							Disa	able	d																	
			High	2							Sen	se f	or h	igh	leve	el														
			Low	3							Sen	se f	or Io	w l	eve	I														



# 15 GPIO tasks and events (GPIOTE)

## 15.1 Functional description

The GPIO Tasks and Events (GPIOTE) module provides functionality for accessing GPIO pins using tasks and events. Each GPIOTE channel can be assigned to one pin.

A task can be used in each GPIOTE channel for performing the following write operations to a pin:

- Set
- Clear
- Toggle

An event can be generated in each GPIOTE channel from one of the following input conditions:

- · Rising edge
- Falling edge
- Any change

### 15.1.1 Pin events and tasks

The GPIOTE module has a number of tasks and events that can be configured to operate on individual GPIO pins; the OUT[n] tasks and the IN[n] events. The tasks can be used for writing to individual pins, and the events can be generated from changes occurring at the inputs of individual pins.

The tasks and events are configured using the CONFIG[n] registers. Every pair of OUT[n] tasks and IN[n] events has one CONFIG[n] register associated with it.

When an OUT[n] task or an IN[n] event has been configured to operate on a pin, the pin can only be written from the GPIOTE module. Attempting to write a pin as a normal GPIO pin will have no effect.

As long as an OUT[n] task or an IN[n] event is configured to control a pin **n**, the pin's output value will only be updated by the GPIOTE module. The pin's output value as specified in the GPIO will therefore be ignored as long as the pin is controlled by GPIOTE. When the GPIOTE is disconnected from a pin, see MODE field in CONFIG[n] register, the associated pin will get the output and configuration values specified in the GPIO module.

When a GPIOTE channel is configured to operate on a pin as a task, the initial value of that pin is configured in the OUTINIT field of CONFIG[n].

#### 15.1.2 Port event

PORT is an event that can be generated from multiple input pins using the GPIO DETECT signal. The event will be generated on the rising edge of the DETECT signal. See *GPIO* chapter for more information about the DETECT signal.

This feature is always enabled although the peripheral itself appears to be IDLE, that is, no clocks or other power intensive infrastructure have to be requested to keep this feature enabled. This feature can therefore be used to wake up the CPU from a WFI or WFE type sleep in System ON with all peripherals and the CPU idle, that is, lowest power consumption in System ON mode.

### 15.1.3 Task and events pin configuration

Each GPIOTE channel is associated with one physical GPIO pin through the CONFIG.PSEL field. When Event mode is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will be configured as an input, overriding the setting in GPIO. Similarly, when Task mode is selected in CONFIG.MODE the pin specified by CONFIG.PSEL will be configured as an output, overriding the setting in GPIO. When Disabled is selected in CONFIG.MODE, the pin specified by CONFIG.PSEL will use its configuration from the PIN\_CNF registers in GPIO.

Only one GPIOTE channel can be assigned to one physical pin. Failing to do so may result in unpredictable behavior.



# **15.2 Register Overview**

### **Table 84: Instances**

Base address	Peripheral	Instance	Description
0x40006000	GPIOTE	GPIOTE	GPIO Tasks and Events

## **Table 85: Register Overview**

Danista.	0#	Description
Register	Offset	Description
Tasks		
OUT[0]	0x000	Task for writing to pin specified in CONFIG[0].PSEL. Action on pin is configured in
		CONFIG[0].POLARITY.
OUT[1]	0x004	Task for writing to pin specified in CONFIG[1].PSEL. Action on pin is configured in
		CONFIG[1].POLARITY.
OUT[2]	0x008	Task for writing to pin specified in CONFIG[2].PSEL. Action on pin is configured in
		CONFIG[2].POLARITY.
OUT[3]	0x00C	Task for writing to pin specified in CONFIG[3].PSEL. Action on pin is configured in
		CONFIG[3].POLARITY.
Events		
IN[0]	0x100	Event generated from pin specified in CONFIG[0].PSEL
IN[1]	0x104	Event generated from pin specified in CONFIG[1].PSEL
IN[2]	0x108	Event generated from pin specified in CONFIG[2].PSEL
IN[3]	0x10C	Event generated from pin specified in CONFIG[3].PSEL
PORT	0x17C	Event generated from multiple input pins
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG[0]	0x510	Configuration for OUT[n] task and IN[n] event
CONFIG[1]	0x514	Configuration for OUT[n] task and IN[n] event
CONFIG[2]	0x518	Configuration for OUT[n] task and IN[n] event
CONFIG[3]	0x51C	Configuration for OUT[n] task and IN[n] event
		-

# 15.3 Register Details

## **Table 86: INTEN**

	numb	er		31	30	29	28 2	27 :	26 2	5 2	4 2	23 2	2 2:	1 20	19	18	17	16	15	14	13 1	.2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id Res				0		^		, ,				٠,	_	۸	^	^	_	^	^	^			۸	_	^	^	^		L O	C	0 R	0
Id		Field	Value Id	_	lue	U	0 (	, ,	, ,	·		) U			U	U	U	U	U	U	0 (	, ,	U	U	U	U	U	'	0	U	U	U
			value iu	va	iue							Desc	•								1501											
Α	RW	IN0										Ena		or c	ıısar	oie i	inte	rru	ot o	n <i>III</i>	ι[U]	eve	nτ									
			Disabled	0								Disa																				
			Enabled	1								Ena	ble																			
В	RW	IN1										Ena	ble (	or c	lisak	ole i	inte	rru	ot o	n //	V[1]	eve	nt									
			Disabled	0								Disa	ble																			
			Enabled	1								Ena	ble																			
С	RW	IN2										Ena	ble (	or c	lisak	ole i	inte	rru	ot o	n //	ı[2]	eve	nt									
			Disabled	0								Disa	ble																			
			Enabled	1								Ena	ble																			
D	RW	IN3										Ena	ble	or c	lisat	ole i	inte	rru	ot o	n //	<b>I</b> [3]	eve	nt									
			Disabled	0								Disa	ble																			
			Enabled	1								Ena	ble																			
T	RW	PORT										Ena	ble	or c	lisak	ole i	inte	rru	ot o	n P	ORT	eve	nt									
			Disabled	0								Disa						- 1														
			Enabled	1								Ena	ble																			

## **Table 87: INTENSET**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

		Note. W	inte o nas no enect. When read this register	VVIII	ıcıu	111 (	IIC V	aluc	01 11	VIE	٧.																				
Bit r	numb	er		31 3 I	0 29	28	27	26 2	25 24	4 23	22	21	20 :	19 :	18 1	7 1	l <b>6</b> 1	.5 1	4 1	3 1	2 1:	l 10	9	8	7	6	5	4	3 2 ) C	В	. 0 A
Res	et			0 0	0	0	0	0 0	0	0	0	0	0 (	0 (	0	) (	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0	0	0
Id	RW	Field	Value Id	Valu	ie					De	scri	ptic	n																		
Α	RW	IN0								W	rite	'1'	to E	nak	ole i	nte	rru	pt c	n //	V[0]	eve	ent.									
			Enabled	1						Er	nabl	e																			
В	RW	IN1								W	rite	'1'	to E	nat	ole i	nte	rru	pt c	n //	V[1]	eve	ent.									
			Enabled	1						Er	nabl	e																			
С	RW	IN2								W	rite	'1'	to E	nat	ole i	nte	rru	pt c	n //	V[2]	eve	ent.									
			Enabled	1						Er	nabl	e																			
D	RW	IN3								W	rite	'1'	to E	nak	ole i	nte	rru	pt c	n //	V[3]	eve	ent.									
			Enabled	1						Er	nabl	e																			
1	RW	PORT								W	rite	'1'	to E	nat	ole i	nte	rru	pt c	n P	OR	ev	ent.									
			Enabled	1						Er	nabl	e																			



## **Table 88: INTENCLR**

 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$ 


Bit r	umb	er		31	30 2	9 2	28 27	7 26	25	24	23 22	2 21	20	19	18	17	16	15	14 :	L3 1	2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id				1																								- 1	С	В	Α
Res	et			0	0 0	0	0 (	0	0 (	0	0 0	0	0	0	0	0	0	0 (	) (	) (	0 (	0	0	0	0	0	0	0 (	0	0	0
Id	RW	Field	Value Id	Val	lue						Desci	ripti	on																		
Α	RW	IN0									Writ	e '1'	' to	Cle	ar i	nter	rup	t or	1 <i>IN</i>	[0]	eve	nt.									
			Disabled	1							Disa	ble																			
В	RW	IN1									Writ	e '1'	'to	Cle	ar i	nter	rup	t or	ı <i>IN</i>	[1]	eve	nt.									
			Disabled	1							Disa	ble																			
С	RW	IN2									Writ	e '1'	' to	Cle	ar i	nter	rup	t or	ı <i>IN</i>	[2]	eve	nt.									
			Disabled	1							Disa	ble																			
D	RW	IN3									Writ	e '1'	'to	Cle	ar i	nter	rup	t or	ı <i>IN</i>	[3]	eve	nt.									
			Disabled	1							Disa	ble																			
-1	RW	PORT									Writ	e '1'	' to	Cle	ar i	nter	rup	t or	n PC	DRT	eve	nt.									
			Disabled	1							Disa	ble																			

## Table 89: CONFIG[n]

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Id				D C C B B B B B A
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value Description
Α	RW	MODE		Mode
			Disabled	O Disabled. Pin specified by PSEL will not be acquired by the
				GPIOTE module.
			Event	1 Event mode
				The pin specified by PSEL will be configured as an input and the
				IN[n] event will be generated if operation specified in POLARITY
				occurs on the pin.
			Task	3 Task mode
				The pin specified by PSEL will be configured as an output and
				triggering the OUT[n] task will perform the operation specified
				by POLARITY on the pin. When enabled as a task the GPIOTE
				module will acquire the pin and the pin can no longer be
				written as a regular output pin from the GPIO module.
В	RW			[031] Pin number associated with OUT[n] task and IN[n] event
С	RW	POLARITY		When In task mode: Operation to be performed on output
				when OUT[n] task is triggered. When In event mode: Operation
				on input that shall trigger IN[n] event.
			None	0 Task mode: No effect on pin from OUT[n] task. Event mode: no
				IN[n] event generated on pin activity.
			LoToHi	Task mode: Set pin from OUT[n] task. Event mode: Generate
				IN[n] event when rising edge on pin.
			HiToLo	Task mode: Clear pin from OUT[n] task. Event mode: Generate
			<b>-</b>	IN[n] event when falling edge on pin.
			Toggle	Task mode: Toggle pin from OUT[n]. Event mode: Generate
_	DVA	OLITINUT		IN[n] when any change on pin.
D	KW	OUTINIT		When in task mode: Initial value of the output when the
			1	GPIOTE channel is configured. When in event mode: No effect.
			Low	Task mode: Initial value of pin before task triggering is low
			High	1 Task mode: Initial value of pin before task triggering is high



# 16 Programmable Peripheral Interconnect (PPI)



n: number of channels

m: number of channel groups

Figure 16: PPI block diagram

# 16.1 Functional description

The Programmable Peripheral Interconnect (PPI) enables different peripherals to interact autonomously with each other using tasks and events and without having to use the CPU.

The PPI provides a mechanism to automatically trigger a task in one peripheral as a result of an event occurring in another peripheral. A task is connected to an event through a PPI channel. The PPI channel is composed of two endpoint registers, the Event End-Point (EEP) and the Task End-Point (TEP). A peripheral task is connected to a Task End-Point using the address of the task register associated with the task. Similarly, a peripheral event is connected to an Event End-Point using the address of the event register associated with the event.

There are two ways of enabling and disabling PPI channels:

- Enable or disable PPI channels individually using the CHEN, CHENSET, and CHENCLR registers.
- Enable or disable PPI channels in PPI channel groups through the groups' ENABLE and DISABLE tasks. Prior to these
  tasks being triggered, the PPI channel group must be configured to define which PPI channels belongs to which
  groups.

PPI tasks (for example, CHG0EN) can be triggered through the PPI like any other task, which means they can be hooked up to a PPI channel as a TEP. One event can trigger multiple tasks by using multiple channels and one task can be triggered by multiple events in the same way.



# 16.1.1 Pre-programmed channels

As illustrated in *Table 90: Pre-programmed channels* on page 74 some of the PPI's channels are pre-programmed. These channels cannot be configured by the CPU, but can be added to groups and enabled/disabled like the general purpose PPI channels.

Table 90: Pre-programmed channels

Channel	EEP	TEP
20	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
21	TIMERO->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
22	TIMERO->EVENTS_COMPARE[1]	RADIO->TASKS_DISABLE
23	RADIO->EVENTS_BCMATCH	AAR->TASKS_START
24	RADIO->EVENTS_READY	CCM->TASKS_KSGEN
25	RADIO->EVENTS_ADDRESS	CCM->TASKS_CRYPT
26	RADIO->EVENTS_ADDRESS	TIMERO->TASKS_CAPTURE[1]
27	RADIO->EVENTS_END	TIMERO->TASKS_CAPTURE[2]
28	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_TXEN
29	RTC0->EVENTS_COMPARE[0]	RADIO->TASKS_RXEN
30	RTC0->EVENTS_COMPARE[0]	TIMERO->TASKS_CLEAR
31	RTCO->EVENTS_COMPARE[0]	TIMERO->TASKS_START

# **16.2 Register Overview**

**Table 91: Instances** 

Base address	Peripheral	Instance	Description
0x4001F000	PPI	PPI	Programmable Peripheral Interconnect

**Table 92: Register Overview** 

Register	Offset	Description
Tasks		
CHG[0].EN	0x000	Enable channel group 0
CHG[0].DIS	0x004	Disable channel group 0
CHG[1].EN	0x008	Enable channel group 1
CHG[1].DIS	0x00C	Disable channel group 1
CHG[2].EN	0x010	Enable channel group 2
CHG[2].DIS	0x014	Disable channel group 2
CHG[3].EN	0x018	Enable channel group 3
CHG[3].DIS	0x01C	Disable channel group 3
Registers		
CHEN	0x500	Channel enable register
CHENSET	0x504	Channel enable set register
CHENCLR	0x508	Channel enable clear register
CH[0].EEP	0x510	Channel 0 event end-point
CH[0].TEP	0x514	Channel 0 task end-point
CH[1].EEP	0x518	Channel 1 event end-point
CH[1].TEP	0x51C	Channel 1 task end-point
CH[2].EEP	0x520	Channel 2 event end-point
CH[2].TEP	0x524	Channel 2 task end-point
CH[3].EEP	0x528	Channel 3 event end-point
CH[3].TEP	0x52C	Channel 3 task end-point
CH[4].EEP	0x530	Channel 4 event end-point
CH[4].TEP	0x534	Channel 4 task end-point
CH[5].EEP	0x534	Channel 5 event end-point
CH[5].TEP	0x53C	Channel 5 task end-point
CH[6].EEP	0x540	Channel 6 event end-point
CH[6].TEP	0x544	Channel 6 task end-point
CH[7].EEP	0x548	Channel 7 event end-point
CH[7].TEP	0x54C	Channel 7 task end-point
CH[8].EEP	0x550	Channel 8 event end-point
CH[8].TEP	0x554	Channel 8 task end-point
CH[9].EEP	0x558	Channel 9 event end-point
CH[9].TEP	0x55C	Channel 9 task end-point
CH[10].EEP	0x560	Channel 10 event end-point
CH[10].TEP	0x564	Channel 10 task end-point
CH[11].EEP	0x568	Channel 11 event end-point
CH[11].TEP	0x56C	Channel 11 task end-point
CH[11].TET	0x570	Channel 12 event end-point
CH[12].TEP	0x574	Channel 12 task end-point
CH[13].EEP	0x574	Channel 13 event end-point
CH[13].TEP	0x57C	Channel 13 task end-point
CH[14].EEP	0x57C	Channel 14 event end-point
CH[14].TEP	0x584	Channel 14 task end-point
CH[15].EEP	0x588	Channel 15 event end-point
CH[15].TEP	0x58C	Channel 15 task end-point
Cit[13].TEF	UNJOC	Chainici 15 task the point



Register	Offset	Description
CHG[0]	0x800	Channel group 0
CHG[1]	0x804	Channel group 1
CHG[2]	0x808	Channel group 2
CHG[3]	0x80C	Channel group 3

# 16.3 Register Details

Table 93: CHEN

Dit.	b			21 20 20 20 27 26 27 24	22 22 24 20 40 40 47 46 46 44 42 42 44 40 0 0 7 6 6 4 2 2 4 0
	numb	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	_+			AF AE AC AC AB AA Z Y	
Res		5:-14	Malua Id		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id	Value	Description
Α	KW	CH0	6: 11 1	0	Enable or disable channel 0
			Disabled	0	Disable channel
			Enabled	1	Enable channel
В	RW	CH1			Enable or disable channel 1
			Disabled	0	Disable channel
			Enabled	1	Enable channel
С	RW	CH2			Enable or disable channel 2
			Disabled	0	Disable channel
			Enabled	1	Enable channel
D	RW	CH3			Enable or disable channel 3
			Disabled	0	Disable channel
			Enabled	1	Enable channel
E	RW	CH4			Enable or disable channel 4
			Disabled	0	Disable channel
			Enabled	1	Enable channel
F	RW	CH5			Enable or disable channel 5
			Disabled	0	Disable channel
			Enabled	1	Enable channel
G	RW	CH6	z.iabiea	-	Enable or disable channel 6
Ü		55	Disabled	0	Disable channel
			Enabled	1	Enable channel
Н	R\M	CH7		-	Enable or disable channel 7
	IVVV	CITY	Disabled	0	Disable channel
			Enabled	1	Enable channel
ī	D\A/	CH8	Lilabieu	1	Enable or disable channel 8
'	I VV	СПО	Disabled	0	Disable channel
				1	
	DW	6110	Enabled	1	Enable channel
J	KVV	CH9	Disabled	0	Enable or disable channel 9
			Disabled	0	Disable channel
	D14/	6114.0	Enabled	1	Enable channel
K	KW	CH10			Enable or disable channel 10
			Disabled	0	Disable channel
			Enabled	1	Enable channel
L	RW	CH11			Enable or disable channel 11
			Disabled	0	Disable channel
			Enabled	1	Enable channel
M	RW	CH12			Enable or disable channel 12
			Disabled	0	Disable channel
			Enabled	1	Enable channel
N	RW	CH13			Enable or disable channel 13
			Disabled	0	Disable channel
			Enabled	1	Enable channel
0	RW	CH14			Enable or disable channel 14
			Disabled	0	Disable channel
			Enabled	1	Enable channel
Р	RW	CH15			Enable or disable channel 15
			Disabled	0	Disable channel
			Enabled	1	Enable channel
U	RW	CH20			Enable or disable channel 20
			Disabled	0	Disable channel
			Enabled	1	Enable channel
V	RW	CH21			Enable or disable channel 21
			Disabled	0	Disable channel
			Enabled	1	Enable channel
W	RW	CH22	z.iabiea	-	Enable or disable channel 22
**		V	Disabled	0	Disable channel
			Enabled	1	Enable channel
Χ	B/v/	CH23	LINDICU	_	Enable or disable channel 23
^	IVV	CITED	Disabled	0	Disable channel
				1	Enable channel
V	DIA	CH34	Enabled	1	
Υ	κvv	CH24	Disabled	0	Enable or disable channel 24
			Disabled		Disable channel
-	Dist	CHOE	Enabled	1	Enable channel
Z	KW	CH25	Disabled	0	Enable or disable channel 25
			Disabled	0	Disable channel
			Enabled	1	Enable channel



	.4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 7 X W V U P O N M L K J I H G F E D C B A
0 0 0 0 0 0 0	000000000000000000000000000000000000000
Value	Description
	Enable or disable channel 26
0	Disable channel
1	Enable channel
	Enable or disable channel 27
0	Disable channel
1	Enable channel
	Enable or disable channel 28
0	Disable channel
1	Enable channel
	Enable or disable channel 29
0	Disable channel
1	Enable channel
	Enable or disable channel 30
0	Disable channel
1	Enable channel
	Enable or disable channel 31
0	Disable channel
1	Enable channel
	AF AE AC AC AB AA Z Y Y O O O O O O O O O O O O O O O O O

### **Table 94: CHENSET**

Note: Read: reads value of CH{i} field in CHEN register.

Note   March   March   Male			Note: Individual bits are	set by writing a '1' to the bi	ts that shall be set. Writing	a '0' will have no effect.
Revert	Bit n	umb	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Math	Id				AF AE AC AC AB AA Z Y	X W V U P O N M L K J I H G F E D C B A
A RW CHO         ENV CHO         United 1	Rese	t			0 0 0 0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
	Id	RW	Field	Value Id	Value	Description
	Α	RW	CH0			Write '1': Enable channel 0. Write '0': no effect
Set				Disabled	0	
B				Enabled	1	Read: channel enabled
B         RW         Ch1         Disabled         0         Read: channel disabled           Set         1         Read: channel disabled           Set         1         Read: channel enabled           Write: Tisable channel         Write: Tisable channel           Write: Tisable channel         Write: Tisable channel           D         RW         CH3         Read: channel disabled           D         RW         CH3         Write: Tisable channel           D         RW         CH3         Write: Tisable channel           D         RW         CH3         Write: Tisable channel           D         RW         CH4         Read: channel disabled           E         RW         CH5         Write: Tisable channel           F         RW         <				Set	1	Write: Enable channel
Bisable	В	RW	CH1			
				Disabled	0	
Set   Wite   Inable channel   Write   Inable channel   Write   Inable channel						
C. R.W. CH2         Disabled (Disabled) [Disabled] [Disa						
	С	RW	CH2		_	
Part	•		52	Disabled	0	
Set						
Disabled						
Part	D	D\A/	CH3	301	1	
Real Content   Real	0	11.00	CHS	Disabled	0	
E         RW CH4         Write '1': Enable channel 4. Write '0': no effect           E         RW CH4         Usabled Enabled 0 Read: channel disabled (sabled Enabled 1 Read: channel enabled (sabled Enabled 2 Read: channel enabled (sabled Enabled 3 Read: channel enabled (sabled Enabled 4 Read: channel enabled (sabled Enabled Enabled 4 Read: channel enabled (sabled Enabled Enabled 4 Read: channel enabled (sabled Enabled Enabled Enabled Enabled Enabled Enabled (sabled Enabled Enabled Enabled Enabled Enabled Enabled (sabled Enabled En						
E         RW         CH4         Usabled Enabled Enabled         0         Read: channel disabled enabled           F         RW         CH5         Set         1         Write: Tisable channel 5. Write '0': no effect           F         RW         CH5         Disabled         0         Read: channel disabled           G         RW         CH6         Disabled         1         Read: channel enabled           G         RW         CH6         Disabled         0         Read: channel enabled           G         RW         CH6         Disabled         0         Read: channel disabled           G         RW         CH6         Disabled         0         Read: channel enabled           G         RW         CH7         Write: Tisable channel         Write: Tisable channel           H         RW         CH7         Write: Tisable channel         Write: Tisable channel         Write: Tisable channel           H         RW         CH7         Write: Tisable channel         Write: Tisable channel         Write: Tisable channel           H         RW         CH8         Disabled         0         Read: channel enabled           G         RW         CH9         Write: Tisable channel         Write: Tisable c						
Parameter   Para	_	D\A/	CHA	set	1	
F	_	KVV	CH4	Disablad	0	
F						
F         RW         CH5         Disabled Enabled         0         Read: channel sabled Read: channel sabled           G         RW         CH6         Enabled         1         Read: channel enabled           G         RW         CH6         Write: Enable channel         Write: Enable channel 6. Write '0': no effect           G         RW         CH6         Set         1         Read: channel enabled           H         RW         CH7         Write: Enable channel 6. Write '0': no effect           B         RW         CH7         Write: Channel enabled           B         RW         CH7         Write: Channel enabled           B         CH7         Write: Pable channel         Write: Channel enabled           B         CH8         Write: Pable channel         Write: Channel enabled           B         CH8         Write: Pable channel         Write: Channel enabled           B         CH9         Write: Pable channel         Write: Channel enabled           B         CH9         Write: Pable channel         Write: Channel enabled           B         CH9         Write: Pable channel         Write: Pable channel <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td></t<>						
Part	_	DIA	CUE	Set	1	
Rabled   Set   1   Read: channel enabled   Set   1   Write: Enable channel	F	RW	CHS	6: 11 1		
Set   1   Write: Enable channel   Write: '1': Enable channel   Swrite '0': no effect					~	
G         RW         CH6         Disabled         0         Read: channel disabled           B         Read: channel disabled         1         Read: channel anabled           CH7         Vrite: Enable channel         Write: Enable channel           B         CH7         Part (Enable channel)         Write: Enable channel           I         RW         CH8         Write: Enable channel enabled           I         RW         CH8         Write: Enable channel enabled           I         RW         CH8         Write: "I: Enable channel enabled           I         RW         CH8         Write: "I: Enable channel disabled           I         RW         CH8         Write: "I: Enable channel disabled           I         Read: Channel disabled         Read: Channel enabled           I         Read: Channel disabled         Read: Channel disabled           I         Read: Channel disabled         Read: Channel enabled           I         Read: Channel disabled         Read: Channel enabled           I         Read: Channel disabled         Read: Channel enabled           I         Read: Channel enabled         Read: Channel enabled           I         Read: Channel enabled         Read: Channel enabled           I						
Part				Set	1	
Final Process	G	RW	CH6			
NEW Process       Set       1       Write: Enable channel         H Process       RAT       Write '1': Enable channel 7. Write '0': no effect         H Process       Rad: channel disabled         Enabled       1       Read: channel enabled         Read: channel enabled       Write: Enable channel 8. Write '0': no effect         Read: channel disabled       Read: channel disabled         Read: channel enabled       Read: channel enabled         Process       Process       Write: Enable channel 9. Write '0': no effect         Read: channel enabled       Read: channel disabled         Read: channel enabled       Read: channel enabled         Read: channel disabled       Read: channel enabled         Read: channel enabled       Read: channel enabled				Disabled		Read: channel disabled
H RW CH7  Enabled 0 Read: channel fr. Write '0': no effect  Enabled 1 Read: channel disabled  Enabled 1 Write: Enable channel  Write '1': Enable channel  Write '1': Enable channel  Write '1': Enable channel 8. Write '0': no effect  Enabled 0 Read: channel disabled  Enabled 1 Read: channel enabled  Set 1 Write: Enable channel 9. Write '0': no effect  Read: channel enabled  Set 1 Write: Enable channel 9. Write '0': no effect  Write: Enable channel 9. Write '0': no effect  Enabled 0 Read: channel disabled  Enabled 1 Read: channel enabled  Set 1 Write: Enable channel 10. Write '0': no effect  Write '1': Enable channel 10. Write '0': no effect  Write '1': Enable channel 11. Write '0': no effect  Write: Enable channel 11. Write '0': no effect  Enabled 1 Read: channel enabled  Enabled 1 Read: channel disabled  Enabled 1 Read: channel enabled  Set 1 Write: Enable channel  Write: Enable channel  Read: channel enabled  Enabled 1 Read: channel disabled  Enabled 1 Read: channel enabled  Write: Enable channel 11. Write '0': no effect  Write: Enable channel 11. Write '0': no effect  Write: Enable channel 12. Write '0': no effect  Enabled 1 Read: channel enabled  Read: channel enabled  Enabled 1 Read: channel enabled						
Disabled				Set	1	
Enabled   Final Set   Final	Н	RW	CH7			Write '1': Enable channel 7. Write '0': no effect
Set   Write: Enable channel   Write: Enable channel   Write: Enable channel   Write: Inable channel				Disabled		Read: channel disabled
I RW CH8    Disabled   Disabled   Read: channel disabled   Read: channel and disabled   Read: channel disabled   Read: channel disabled   Read: channel disabled   Read: channel and disabled				Enabled	1	Read: channel enabled
Paragraphy				Set	1	Write: Enable channel
Finabled	1	RW	CH8			Write '1': Enable channel 8. Write '0': no effect
Set   1   Write: Enable channel				Disabled	0	Read: channel disabled
J RW CH9  Read: channel 9. Write '0': no effect  Disabled 0 Read: channel disabled Read: channel enabled Read: channel enabled Read: channel enabled Read: channel enabled Read: channel 10. Write '0': no effect  Write '1': Enable channel 10. Write '0': no effect  Disabled 0 Read: channel disabled Read: channel enabled Read: channel enabled Read: channel enabled Read: channel 11. Write '0': no effect  Disabled 0 Read: channel 11. Write '0': no effect  Disabled 0 Read: channel disabled Read: channel enabled				Enabled	1	Read: channel enabled
Disabled   Disabled   Disabled   Read: channel disabled   Read: channel enabled   Read: channel enab				Set	1	Write: Enable channel
Read: channel enabled  Set 1 Write: Enable channel  Write' 1': Enable channel 10. Write '0': no effect  Write' 1': Enable channel 10. Write '0': no effect  Poisabled 0 Read: channel disabled Enabled 1 Read: channel enabled  Write: Enable channel  Write: Enable channel  Write: Enable channel  Write: Enable channel  Write '1': Enable channel  Write '1': Enable channel  Write '1': Enable channel  Read: channel enabled  Enabled 1 Read: channel enabled  Write: Enable channel  Write: Enable channel 11. Write '0': no effect  Read: channel enabled  Read: channel enabled  Read: channel enabled  Read: channel 12. Write '0': no effect  Read: channel enabled  Read: channel enabled	J	RW	CH9			Write '1': Enable channel 9. Write '0': no effect
K     RW     CH10     Unisabled     Write: Enable channel 10. Write '0': no effect       Enabled     0     Read: channel disabled       Enabled     1     Read: channel enabled       Enabled     1     Write: Enable channel       L     Write: Enable channel     Write: Enable channel       L     Disabled     0     Read: channel disabled       Enabled     1     Read: channel enabled       Enabled     1     Write: Enable channel       Write: Finable channel     Write: Enable channel       Write: Finable channel     Read: channel enabled       Enabled     0     Read: channel disabled       Enabled     0     Read: channel enabled       Enabled     1     Read: channel disabled       Enabled     1     Read: channel enabled				Disabled	0	Read: channel disabled
K       RW       CH10       Usiabled       0       Read: channel disabled         Enabled       1       Read: channel enabled         Set       1       Write: Enable channel         L       VITE       Usiabled       Write: Enable channel         Enabled       0       Read: channel disabled         Enabled       1       Read: channel enabled         Write: 1': Enable channel       Write: Enable channel         Write: 1': Enable channel       Write: Enable channel         M       RW       CH12       Write: 1': Enable channel 12. Write '0': no effect         Enabled       0       Read: channel disabled         Read: channel disabled       Read: channel enabled				Enabled	1	Read: channel enabled
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Set 1 Write: Enable channel  Write' 1': Enable channel 11. Write '0': no effect  Poisabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Set 1 Write: Enable channel  Write' 1': Enable channel  Write' 1': Enable channel  Write' 1': Enable channel  Write' 1': Enable channel  Read: channel disabled Enabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled Read: channel enabled				Set	1	Write: Enable channel
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Set 1 Write: Enable channel  Write' 1': Enable channel 11. Write '0': no effect  Poisabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled 1 Read: channel enabled Set 1 Write: Enable channel  Write' 1': Enable channel  Write' 1': Enable channel  Write' 1': Enable channel  Write' 1': Enable channel  Read: channel disabled Enabled 0 Read: channel disabled Enabled 1 Read: channel disabled Enabled Read: channel enabled	K	RW	CH10			
Enabled 1 Read: channel enabled  Set 1 Write: Enable channel  Write' 1': Enable channel 11. Write '0': no effect  Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Enabled 1 Write: Enable channel  Write' 1': Enable channel 12. Write '0': no effect  Write: Enable channel  Mrite' 1': Enable channel  Read: channel enabled  Write: Enable channel  Write' 1': Enable channel  Read: channel disabled  Enabled 0 Read: channel disabled  Read: channel enabled				Disabled	0	
Set 1 Write: Enable channel  L RW CH11 Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Set 1 Write: Enable channel 11. Write '0': no effect Read: channel enabled Write: Enable channel Read: channel enabled Write: Enable channel Write: Enable channel Read: channel disabled Read: channel enabled						
L RW CH11 Write '1': Enable channel 11. Write '0': no effect Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Set 1 Write: Enable channel Write: Enable channel Write: Enable channel Write' 1': Enable channel 12. Write '0': no effect Pisabled 0 Read: channel disabled Enabled 1 Read: channel enabled						
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled Set 1 Write: Enable channel  M RW CH12 Write '1': Enable channel 12. Write '0': no effect Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled	1	RW/	CH11	300	-	
Enabled 1 Read: channel enabled Set 1 Write: Enable channel  M RW CH12 Write '1': Enable channel 12. Write '0': no effect Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled	-			Disabled	0	
Set 1 Write: Enable channel  M RW CH12 Write '1': Enable channel 12. Write '0': no effect Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled						
M RW CH12 Write '1': Enable channel 12. Write '0': no effect Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled						
Disabled 0 Read: channel disabled Enabled 1 Read: channel enabled	M	D\A/	CH12	Jet	1	
Enabled 1 Read: channel enabled	IVI	L AA	CITIZ	Disabled	0	
Set 1 Write: Enable channel						
				set	1	write: Enable Channel



Note: Read: reads value of CH{i} field in CHEN register.

Note: Individual bits are set by writing a '1' to the bits that shall be set. Writing a '0' will have no effect.

Bit	numb		set by writing a '1' to the bi		23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
ld .		-, -		AF AE AC AC AB AA Z Y	
Res	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
N	RW	CH13			Write '1': Enable channel 13. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
_	D)A/	CUIA	Set	1	Write: Enable channel
0	RW	CH14	Disabled	0	Write '1': Enable channel 14. Write '0': no effect
			Disabled Enabled	0 1	Read: channel disabled Read: channel enabled
			Set	1	Write: Enable channel
Р	RW	CH15	301	1	Write '1': Enable channel 15. Write '0': no effect
•		CHIS	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
U	RW	CH20			Write '1': Enable channel 20. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
V	RW	CH21			Write '1': Enable channel 21. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
		0.100	Set	1	Write: Enable channel
W	RW	CH22	Disabled	0	Write '1': Enable channel 22. Write '0': no effect
			Disabled	0	Read: channel disabled Read: channel enabled
			Enabled Set	1 1	Write: Enable channel
Χ	RW	CH23	Jet	1	Write '1': Enable channel 23. Write '0': no effect
^		CHES	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
Υ	RW	CH24			Write '1': Enable channel 24. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
Z	RW	CH25			Write '1': Enable channel 25. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
^ ^	D\A/	CHIE	Set	1	Write: Enable channel Write '1': Enable channel 26. Write '0': no effect
AA	KVV	CH26	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
AB	RW	CH27			Write '1': Enable channel 27. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
AC	RW	CH28			Write '1': Enable channel 28. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
A D	DIA	CU20	Set	1	Write: Enable channel
ΑD	KW	CH29	Disabled	0	Write '1': Enable channel 29. Write '0': no effect
			Disabled Enabled	0 1	Read: channel disabled Read: channel enabled
			Set	1	Write: Enable channel
ΑE	RW	CH30	55.	-	Write '1': Enable channel 30. Write '0': no effect
		230	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel
AF	RW	CH31			Write '1': Enable channel 31. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Set	1	Write: Enable channel

# **Table 95: CHENCLR**

Note: Read: reads value of CH{i} field in CHEN register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect

		Note:	individual bits are cleared by writing a 1 to th	e bits t	nat	Sildi	I De	e cie	area.	VVI	ritin	g a	U	WIII	nav	e n	o ei	iec	ι.													
Bit	numb	er		31 30	29	28	27	26 2	5 24	23	22	21 :	20	19 :	18	17 :	16 :	15 :	L4 1	l3 1	l2 1	1 1	0 9	8	7	6	5	4	3	2	1	0
Id				AF AE	ΑC	AC A	AB.	AA Z	Υ	Х	W	V	U				- 1	, (	1 C	N P	ИL	K	J	1	Н	G	F	Ε	D	С	В.	Α
Res	et			0 0	0	0 (	0	0 0	0	0	0	0 (	0	0 (	)	0 (	) (	) (	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value						De	scri	ptio	n																			
Α	RW	CH0								W	rite	'1':	Dis	sabl	e c	han	nel	٥. ١	۷rit	e '0	)': n	o e	ffec	t								Τ
			Disabled	0						Re	ead:	cha	nn	el d	isa	bled	ł															
			Enabled	1						Re	ead:	cha	nn	el e	nal	oled																
			Clear	1						W	rite	: dis	ab	le cl	nar	nel																
В	RW	CH1								W	rite	'1':	Dis	sabl	e c	han	nel	1. \	Vrit	e '0	)': n	o e	ffec	t								
			Disabled	0						Re	ead:	cha	nn	el d	isa	bled	ı															
			Enabled	1						Re	ead:	cha	nn	el e	nal	oled																
			Clear	1						Write: disable channel																						



Note: Read: reads value of CH{i} field in CHEN register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Bit i Id Res	numbe et	er		AF AE AC AC AB AA Z Y	I 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U P O N M L K J I H G F E D C B A O O O O O O O O O O O O O O O O
Id		Field	Value Id	Value	Description
С	RW	CH2			Write '1': Disable channel 2. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
_	DVA	0112	Clear	1	Write: disable channel
D	KW	CH3	Disabled	0	Write '1': Disable channel 3. Write '0': no effect
			Disabled Enabled	0 1	Read: channel disabled Read: channel enabled
			Clear	1	Write: disable channel
E	RW	CH4	Cicai	1	Write '1': Disable channel 4. Write '0': no effect
_		····	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
F	RW	CH5			Write '1': Disable channel 5. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
G	RW	CH6	D: 11 1	0	Write '1': Disable channel 6. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled Clear	1 1	Read: channel enabled Write: disable channel
Н	D\A/	CH7	Cledi	1	Write '1': Disable channel 7. Write '0': no effect
П	IV V V	СП7	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
ı	RW	CH8		_	Write '1': Disable channel 8. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
J	RW	CH9			Write '1': Disable channel 9. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
K	RW	CH10	S. 11.1		Write '1': Disable channel 10. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled Clear	1	Read: channel enabled Write: disable channel
L	R\M/	CH11	Clear	1	Write '1': Disable channel 11. Write '0': no effect
-	11.00	CIIII	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
М	RW	CH12			Write '1': Disable channel 12. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
N	RW	CH13			Write '1': Disable channel 13. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
O	RW	CH14	D: 11 1	0	Write '1': Disable channel 14. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled Clear	1 1	Read: channel enabled Write: disable channel
D	D\A/	CH15	Cledi	1	Write '1': Disable channel 15. Write '0': no effect
	11.44	C1113	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
U	RW	CH20			Write '1': Disable channel 20. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
٧	RW	CH21			Write '1': Disable channel 21. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
W	кW	CH22	Disabled	0	Write '1': Disable channel 22. Write '0': no effect
			Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
٧	D\A/	CH23	Clear	1	Write: disable channel Write '1': Disable channel 23. Write '0': no effect
Х	L VV	CIIZO	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel disabled Read: channel enabled
			Clear	1	Write: disable channel
Υ	R\M	CH24	Cicai	1	Write '1': Disable channel 24. Write '0': no effect
'	11.00	G1124	Disabled	0	Read: channel disabled
			Enabled	1	Read: channel enabled
			Clear	1	Write: disable channel
Z	RW	CH25		-	Write '1': Disable channel 25. Write '0': no effect
			Disabled	0	Read: channel disabled



Note: Read: reads value of CH{i} field in CHEN register.

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Bit number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	AF AE AC AC AB AA Z Y	X W V U P O N M L K J I H G F E D C B A
Reset	00000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field Value Id		Description
Enabled	1	Read: channel enabled
Clear	1	Write: disable channel
AA RW CH26		Write '1': Disable channel 26. Write '0': no effect
Disabled	0	Read: channel disabled
Enabled	1	Read: channel enabled
Clear	1	Write: disable channel
AB RW CH27		Write '1': Disable channel 27. Write '0': no effect
Disabled	0	Read: channel disabled
Enabled	1	Read: channel enabled
Clear	1	Write: disable channel
AC RW CH28		Write '1': Disable channel 28. Write '0': no effect
Disabled	0	Read: channel disabled
Enabled	1	Read: channel enabled
Clear	1	Write: disable channel
AD RW CH29		Write '1': Disable channel 29. Write '0': no effect
Disabled	0	Read: channel disabled
Enabled	1	Read: channel enabled
Clear	1	Write: disable channel
AE RW CH30		Write '1': Disable channel 30. Write '0': no effect
Disabled	0	Read: channel disabled
Enabled	1	Read: channel enabled
Clear	1	Write: disable channel
AF RW CH31		Write '1': Disable channel 31. Write '0': no effect
Disabled	0	Read: channel disabled
Enabled	1	Read: channel enabled
Clear	1	Write: disable channel

# Table 96: CH[m].EEP

Bit r	number		31	30	29	28	27	26	25	24	23	22	21	20 :	19	18 :	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
Id			Α	Α	A	A	Α	Α	Α	Α	Α	Α.	Α	A A	Δ.	A	Α.	A	Α.	Α.	Α.	Α	Α.	Δ.	Α	Α	Α	Α	Α	Α	A A	A A	A A
Res	et		0	0	0 (	0	0	0	0	0	0	0	0	0 (	)	0 (	0 (	0 (	0	0	0	0	0	)	0	0	0	0	0	0	0 0	0	0 (
Id	RW Field	Value Id	Va	lue							De	scri	ptic	on																			
Α	RW EEP										Pc	inte	er to	o ev	ent	t re	gist	er.	Acc	ept	ts o	nly	ado	lre:	sse	s to	re	gist	ers				

from the Event group.

# Table 97: CH[m].TEP

Bit ı	number		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A A A A	
Res	et		0000000	000000000000000000000000000000000000000
Id	RW Field	Value Id	Value	Description
Α	RW TEP			Pointer to task register. Accepts only addresses to registers

from the Task group.

# Table 98: CHG[n]

	numbe	er			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				AF AE AC AC AB AA Z Y	
Res					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id	Value	Description
Α	RW	CH0			Include or exclude channel 0
			Excluded	0	Exclude
			Included	1	Include
В	RW	CH1			Include or exclude channel 1
			Excluded	0	Exclude
			Included	1	Include
С	RW	CH2			Include or exclude channel 2
			Excluded	0	Exclude
			Included	1	Include
D	RW	CH3			Include or exclude channel 3
			Excluded	0	Exclude
			Included	1	Include
E	RW	CH4			Include or exclude channel 4
			Excluded	0	Exclude
			Included	1	Include
F	RW	CH5			Include or exclude channel 5
			Excluded	0	Exclude
			Included	1	Include
G	RW	CH6			Include or exclude channel 6
			Excluded	0	Exclude
			Included	1	Include
Н	RW	CH7			Include or exclude channel 7
			Excluded	0	Exclude
			Included	1	Include



Bit r Id Rese	numbo et	er		AF AE AC AC AB AA Z Y	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 X W V U P O N M L K J I H G F E D C B A 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id		Field	Value Id		Description
I		CH8	Excluded Included	0 1	Include or exclude channel 8 Exclude Include
J	RW	CH9	Excluded Included	0 1	Include or exclude channel 9 Exclude Include
K	RW	CH10	Excluded Included	0 1	Include or exclude channel 10 Exclude Include
L	RW	CH11	Excluded Included	0 1	Include or exclude channel 11 Exclude Include
М	RW	CH12	Excluded Included	0 1	Include or exclude channel 12 Exclude Include
N	RW	CH13	Excluded Included	0 1	Include or exclude channel 13 Exclude Include
0	RW	CH14	Excluded Included	0	Include or exclude channel 14 Exclude Include
Р	RW	CH15	Excluded Included	0	Include or exclude channel 15 Exclude Include
U	RW	CH20	Excluded Included	0	Include or exclude channel 20 Exclude Include
٧	RW	CH21	Excluded Included	0	Include or exclude channel 21 Exclude Include
W	RW	CH22	Excluded Included	0	Include or exclude channel 22 Exclude Include
Χ	RW	CH23	Excluded Included	0	Include or exclude channel 23 Exclude Include
Y	RW	CH24	Excluded Included	0	Include or exclude channel 24 Exclude Include
Z	RW	CH25	Excluded Included	0	Include or exclude channel 25 Exclude Include
AA	RW	CH26	Excluded Included	0	Include or exclude channel 26 Exclude Include
AB	RW	CH27	Excluded Included	0	Include or exclude channel 27 Exclude Include
AC	RW	CH28	Excluded Included	0	Include or exclude channel 28 Exclude Include
AD	RW	CH29	Excluded Included	0	Include or exclude channel 29 Exclude Include
AE	RW	CH30	Excluded Included	0	Include or exclude channel 30 Exclude Include
AF	RW	CH31	Excluded Included	0	Include or exclude channel 31 Exclude Include



# 17 2.4 GHz Radio (RADIO)

The RADIO contains a 2.4 GHz radio receiver and a 2.4 GHz radio transmitter that is compatible with Nordic's proprietary 250 kbps, 1 Mbps and 2 Mbps radio modes in addition to 1 Mbps Bluetooth Low Energy mode.

The RADIO implements EasyDMA. EasyDMA in combination with an automated packet assembler and packet disassembler, and an automated CRC generator and CRC checker, makes it very easy to configure and use the RADIO. See *Figure 17*: *RADIO block diagram* on page 81 for more information.




Figure 17: RADIO block diagram

The RADIO includes a Device Address Match unit and an interframe spacing control unit that can be utilized to simplify address white listing and interframe spacing respectively, in *Bluetooth* low energy and similar applications.

The RADIO also includes a Received Signal Strength Indicator (RSSI) and a bit counter. The bit counter generates events when a preconfigured number of bits have been sent or received by the RADIO.

# 17.1 Functional description

#### 17.1.1 EasyDMA

The RADIO implements EasyDMA for reading and writing of data packets from and to the RAM without CPU involvement.

As illustrated in *Figure 17: RADIO block diagram* on page 81, the RADIO's EasyDMA utilizes the same PACKETPTR pointer for receiving packets and transmitting packets. The CPU should reconfigure this pointer every time before the RADIO is started via the START task.

The MAXLEN field in the PCNF1 register configures the maximum packet payload size in number of bytes that can be transmitted or received by the RADIO. This feature can be used to ensure that the RADIO does not overwrite, or read beyond, the RAM assigned to the packet payload. This means that if the packet payload length defined by PCNF1.STATLEN and the LENGTH field in the packet specifies a packet larger than MAXLEN, the payload will be truncated at MAXLEN.

If the payload length is specified larger than MAXLEN, the RADIO will still transmit or receive in the same way as before except the payload is now truncated to MAXLEN. The packet's LENGTH field will not be altered when the payload is truncated. The RADIO will calculate CRC as if the packet length is equal to MAXLEN.

If the PACKETPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 15 for more information about the different memory regions.



The EasyDMA will have finished accessing the RAM when the DISABLED event is generated.

#### 17.1.2 Packet configuration

A Radio packet contains the following fields: PREAMBLE, ADDRESS, LENGTH, SO, S1, PAYLOAD and CRC as illustrated in *Figure 18: On-air packet layout* on page 82. The Radio sends the different fields in the packet in the order they are illustrated below, from left to right. The preamble will be sent least significant bit first on-air.




Figure 18: On-air packet layout

For all modes that can be specified in the MODE register, the PREAMBLE is always one byte long. If the first bit of the ADDRESS is 0 the preamble will be set to 0xAA otherwise the PREAMBLE will be set to 0x55.

Radio packets are stored in memory inside instances of a radio packet data structure as illustrated in *Figure 19: In-RAM representation of radio packet, SO, LENGTH and S1 are optional* on page 82. The PREAMBLE, ADDRESS and CRC fields are omitted in this data structure.



#### Figure 19: In-RAM representation of radio packet, S0, LENGTH and S1 are optional

The byte ordering on air is always Least Significant Byte First for the ADDRESS and PAYLOAD fields and Most Significant Byte First for the CRC field. The ADDRESS fields are always transmitted and received least significant bit first on-air. The CRC field is always transmitted and received Most Significant Bit first. The bit-endian, i.e. which order the bits are sent and received in, of the SO, LENGTH, S1 and PAYLOAD fields can be configured via the ENDIAN in PCNF1.

The sizes, in number of bits, of the SO, LENGTH and S1 fields can be individually configured via SOS, LS and S1S in PCNFO respectively. If any of these fields are configured to be less than 8 bit long the, the least significant bits of the fields, as seen from the RAM representation, are used.

If SO, LENGTH or S1 are specified with zero length their fields will be omitted in memory, otherwise each field will be represented as a separate byte, regardless of the number of bits in their on-air counterpart.

#### 17.1.3 Maximum packet length

Independent of the configuration of MAXLEN, the combined length of S0, LENGTH, S1 and PAYLOAD cannot exceed 254 bytes.

#### 17.1.4 Address configuration

The on-air radio ADDRESS field is composed of two parts, the base address field and the address prefix field, see *Table 99: Definition of logical addresses* on page 83. The size of the base address field is configurable via BALEN in PCNF1. The base address is truncated from LSByte if the BALEN is less than 4.

The on-air addresses are defined in the BASEn and PREFIXn registers, and it is only when writing these registers the user will have to relate to actual on-air addresses. For other radio address registers such as the TXADDRESS, RXADDRESSES and RXMATCH registers, logical radio addresses ranging from 0 to 7 are being used. The relationship between the on-air radio addresses and the logical addresses is described in *Table 99: Definition of logical addresses* on page 83.



Table 99: Definition of logical addresses

Logical address	Base address	Prefix byte
0	BASE0	PREFIXO.APO
1	BASE1	PREFIXO.AP1
2	BASE1	PREFIXO.AP2
3	BASE1	PREFIXO.AP3
4	BASE1	PREFIX1.AP4
5	BASE1	PREFIX1.AP5
6	BASE1	PREFIX1.AP6
7	BASE1	PREFIX1.AP7

### 17.1.5 Received Signal Strength Indicator (RSSI)

The radio implements a mechanism for measuring the power in the received radio signal. This feature is called Received Signal Strength Indicator (RSSI).

Sampling of the received signal strength is started by using the RSSISTART task. The sample can be read from the RSSISAMPLE register.

The sample period of the RSSI is defined by RSSI<sub>PERIOD</sub>, see the device product specification for details. The RSSI sample will hold the average received signal strength during this sample period.

For the RSSI sample to be valid the radio has to be enabled in receive mode (RXEN task) and the reception has to be started (READY event followed by START task).

#### 17.1.6 Data whitening

The RADIO is able to do packet whitening and de-whitening, see WHITEEN in PCNF1 register for how to enable whitening. When enabled, whitening and de-whitening will be handled by the RADIO automatically as packets are sent and received, i.e. radio packets located in RAM will not be whitened.

The whitening word is generated using polynomial  $g(D) = D^7 + D^4 + 1$ , which then is XORed with the data packet that is to be whitened, or de-whitened, see *Figure 20: Data whitening and de-whitening* on page 83.




Figure 20: Data whitening and de-whitening

Whitening and de-whitening will be performed over the whole packet, except for the preamble, and the address field.

The linear feedback shift register, illustrated in *Figure 20: Data whitening and de-whitening* on page 83 can be initialised via the DATAWHITEIV register.

#### 17.1.7 CRC

The CRC generator in the RADIO calculates the CRC over the whole packet excluding the preamble. If desirable the address field can be excluded from the CRC calculation as well, see CRCCNF register for more information.

The CRC polynomial is configurable as illustrated in *Figure 21: CRC generation of an n bit CRC* on page 84 where bit 0 in the CRCPOLY register corresponds to  $X^0$  and bit 1 corresponds to  $X^1$  etc. See CRCPOLY for more information.






Figure 21: CRC generation of an n bit CRC

As illustrated in *Figure 21: CRC generation of an n bit CRC* on page 84, the CRC is calculated by feeding the packet serially through the CRC generator. Before the packet is clocked through the CRC generator, the CRC generator's latches  $b_0$  through  $b_n$  will be initialized with a predefined value specified in the CRCINIT register. When the whole packet is clocked through the CRC generator, latches  $b_0$  through  $b_n$  will hold the resulting CRC. This value will be used by the RADIO during both transmission and reception but it is not available to be read by the CPU at any time. A received CRC can however be read by the CPU via the RXCRC register independent of whether or not it has passed the CRC check.

The length (n) of the CRC is configurable, see CRCCNF for more information.

The status of the CRC check can be read from the CRCSTATUS register after a packet has been received.

#### 17.1.8 Radio states

The RADIO can enter the following states as described in *Table 100: RADIO state diagram* on page 84 below. An overview state diagram for the RADIO is illustrated in *Figure 22: Radio states* on page 85. This figure shows how the tasks and events relate to the RADIO's operation. The RADIO does not prevent a task from being triggered from the wrong state, if a task is triggered from the wrong state, for example if the RXEN task is triggered from the RXDISABLE state, this may lead to incorrect behaviour. As illustrated in *Figure 22: Radio states* on page 85, the PAYLOAD event is always generated even if the payload is zero.

Table 100: RADIO state diagram

State	Description
DISABLED	No operations are going on inside the radio and the power consumption is at a minimum
RXRU	The radio is ramping up and preparing for reception
RXIDLE	The radio is ready for reception to start
RX	Reception has been started and the addresses enabled in the RXADDRESSES register are being monitored
TXRU	The radio is ramping up and preparing for transmission
TXIDLE	The radio is ready for transmission to start
TX	The radio is transmitting a packet
RXDISABLE	The radio is disabling the receiver
TXDISABLE	The radio is disabling the transmitter






Figure 22: Radio states

#### 17.1.9 Maximum consecutive transmission time

Maximum consecutive transmission time is defined as the longest time the RADIO can be active transmitting before it has to be disabled, i.e. the longest possible time between READY event and DISABLE task.

Maximum consecutive transmission time for the RADIO is 1 ms running of a 60 ppm crystal and 16 ms running of a 30 ppm crystal.

## 17.1.10 Transmit sequence

Before the RADIO is able to transmit a packet, it must first ramp-up in TX mode, see TXRU in *Figure 22: Radio states* on page 85 and *Figure 23: Transmit sequence* on page 86 etc. A TXRU ramp-up sequence is initiated when the TXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet transmission can be initiate. A packet transmission is initiated by triggering the START task. As illustrated in *Figure 22: Radio states* on page 85 the START task can first be triggered after the RADIO has entered into the TXIDLE state.

Figure 23: Transmit sequence on page 86 illustrates a single packet transmission where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay caused by CPU execution is expected between READY and START, and between END and DISABLE. As illustrated in Figure 23: Transmit sequence on page 86 the RADIO will by default transmit '1's between READY and START, and between END and DISABLED.






Figure 23: Transmit sequence

A slightly modified version of the transmit sequence from *Figure 23: Transmit sequence* on page 86 is illustrated in *Figure 24: Transmit sequence using shortcuts to avoid delays* on page 86 where the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.




Figure 24: Transmit sequence using shortcuts to avoid delays

The RADIO is able to send multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated in *Figure 25: Transmission of multiple packets* on page 87.






Figure 25: Transmission of multiple packets

#### 17.1.11 Receive sequence

Before the RADIO is able to receive a packet, it must first ramp-up in RX mode, see RXRU in *Figure 22: Radio states* on page 85 and *Figure 26: Receive sequence* on page 87 etc. An RXRU ramp-up sequence is initiated when the RXEN task is triggered. After the radio has successfully ramped up it will generate the READY event indicating that a packet reception can be initiated. A packet reception is initiated by triggering the START task. As illustrated in *Figure 22: Radio states* on page 85 the START task can, first be triggered after the RADIO has entered into the RXIDLE state.

Figure 26: Receive sequence on page 87 illustrates a single packet reception where the CPU manually triggers the different tasks needed to control the flow of the RADIO, i.e. no shortcuts are used. If shortcuts are not used, a certain amount of delay, caused by CPU execution, is expected between READY and START, and between END and DISABLE. As illustrated Figure 26: Receive sequence on page 87 the RADIO will be listening and possibly receiving undefined data, illustrated with an 'X', from START and until a packet with valid preamble (P) is received.




Figure 26: Receive sequence

A slightly modified version of the receive sequence from *Figure 26: Receive sequence* on page 87 is illustrated in *Figure 27: Receive sequence using shortcuts to avoid delays* on page 88 where the the RADIO is configured to use shortcuts between READY and START, and between END and DISABLE, which means that no delay is introduced.






Figure 27: Receive sequence using shortcuts to avoid delays

The RADIO is able to receive multiple packets one after the other without having to disable and re-enable the RADIO between packets, this is illustrated *Figure 28: Reception of multiple packets* on page 88.




Figure 28: Reception of multiple packets

## 17.1.12 Interframe spacing

Interframe spacing is the time interval between two consecutive packets. It is defined as the time, in micro seconds, from the end of the last bit of the previous packet received and to the start of the first bit of the subsequent packet that is transmitted. The RADIO is able to enforce this interval as specified in the TIFS register as long as TIFS is not specified to be shorter than the RADIO's turn-around time <sup>5</sup>, i.e. the time needed to switch off the receiver, and switch back on the transmitter.

TIFS is only enforced if END\_DISABLE and DISABLED\_TXEN shortcuts are enabled. TIFS is only qualified for use in BLE 1MBIT mode.

#### 17.1.13 Device address match

The device address match feature is tailored for address white listing in a Bluetooth Low Energy and similar implementations. This feature enables on-the-fly device address matching while receiving a packet on air. This feature only works in receive mode and as long as RADIO is configured for little endian, see PCNF1.ENDIAN.

<sup>&</sup>lt;sup>5</sup> See product specification for more information on the timing value t<sub>TXEN</sub>.



The Device Address match unit assumes that the 48 first bits of the payload is the device address and that bit number 6 in S0 is the TxAdd bit. See the Bluetooth Core Specification for more information about device addresses, TxAdd and white listing.

The RADIO is able to listen for 8 different device addresses at the same time. These addresses are specified in a DAB/DAP register pair, one pair per address, in addition to a TxAdd bit configured in the DACNF register. The DAB register specifies the 32 least significant bits of the device address, while the DAP register specifies the 16 most significant bits of the device address.

Each of the device addresses can be individually included or excluded from the matching mechanism. This is configured in the DACNF register.

#### 17.1.14 Bit counter

The RADIO implements a simple counter that can be configured to generate an event after a specific number of bits have been transmitted or received. By using shortcuts, this counter can be started from different events generated by the RADIO and hence count relative to these.

The bit counter is started by triggering the BCSTART task, and stopped by triggering the BCSTOP task. A BCMATCH event will be generated when the bit counter has counted the number of bits specified in the BCC register. The bit counter will continue to count bits until the DISABLED event is generated or until the BCSTOP task is triggered. The CPU can therefore, after a BCMATCH event, reconfigure the BCC value for new BCMATCH events within the same packet.

The bit counter can only be started after the RADIO has received the ADDRESS event.

The bit counter will stop and reset on BCSTOP, STOP and DISABLE tasks. The bit counter is also stopped and reset on END event unless the END\_START shortcut is enabled.

Figure 29: Bit counter example on page 89 illustrate how the bit counter can be used to generate a BCMATCH event in the beginning of the packet payload, and again generate a second BCMATCH event after sending 2 bytes (16 bits) of the payload.




Figure 29: Bit counter example

#### 17.1.15 Bluetooth trim values

Before the RADIO can be used in BLE\_1MBIT mode, see *MODE* register, the default trim values of the RADIO must be overridden if so indicated in the *OVERRIDEEN* register.

See OVERRIDEO through OVERRIDE4 for information about the override registers in the RADIO.

The correct values to specify in the override registers are found in FICR, see **BLE 1MBIT[0]** through **BLE 1MBIT[4]**.



To enable the trim values to be overridden the override mechanism must be enabled via the ENABLE field in the *OVERRIDE4* register. After override is enabled the new trim values will be used next time the RADIO is enabled in TX or RX mode.

To go back to standard trim values, for example when switching between BLE\_1MBIT and another RADIO MODE, the override mechanism must be disabled via the ENABLE field in the *OVERRIDE4* register.

# 17.2 Register Overview

#### Table 101: Instances

Base address	Peripheral	Instance	Description
0x40001000	RADIO	RADIO	2.4 GHz Radio

#### **Table 102: Register Overview**

Register	Offset	Description
Tasks		·
TXEN	0x000	Enable RADIO in TX mode
RXEN	0x004	Enable RADIO in RX mode
START	0x004 0x008	Start RADIO
STOP	0x008	Stop RADIO
DISABLE	0x00C 0x010	Disable RADIO
RSSISTART	0x014	Start the RSSI and take one single sample of the receive signal strength
RSSISTOP	0x018	Stop the RSSI measurement
BCSTART	0x01C	Start the bit counter
BCSTOP	0x020	Stop the bit counter
Events		
READY	0x100	RADIO has ramped up and is ready to be started
ADDRESS	0x104	Address sent or received
PAYLOAD	0x108	Packet payload sent or received
END	0x10C	Packet sent or received
DISABLED	0x110	RADIO has been disabled
DEVMATCH	0x114	A device address match occurred on the last received packet
DEVMISS	0x118	No device address match occurred on the last received packet
RSSIEND	0x11C	Sampling of receive signal strength complete. A new RSSI sample is ready for readout from the
		RSSISAMPLE register.
BCMATCH	0x128	Bit counter reached bit count value specified in the BCC register
Registers		
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x304	Disable interrupt
CRCSTATUS	0x400	CRC status
RXMATCH	0x408	Received address
RXCRC	0x408 0x40C	
		CRC field of previously received packet
DAI	0x410	Device address match index
PACKETPTR	0x504	Packet pointer
FREQUENCY	0x508	Frequency
TXPOWER	0x50C	Output power
MODE	0x510	Data rate and modulation
PCNF0	0x514	Packet configuration register 0
PCNF1	0x518	Packet configuration register 1
BASE0	0x51C	Base address 0
BASE1	0x520	Base address 1
PREFIXO	0x524	Prefixes bytes for logical addresses 0-3
PREFIX1	0x528	Prefixes bytes for logical addresses 4-7
TXADDRESS	0x52C	Transmit address select
RXADDRESSES	0x530	Receive address select
CRCCNF	0x534	CRC configuration
CRCPOLY	0x538	CRC polynomial
CRCINIT	0x53C	CRC initial value
TEST	0x540	Test features enable register.
TIFS	0x544	Inter Frame Spacing in us
RSSISAMPLE	0x548	RSSI sample
STATE	0x550	Current radio state
DATAWHITEIV	0x554	Data whitening initial value
BCC	0x560	Bit counter compare
DAB[0]	0x600	Device address base segment 0
DAB[0] DAB[1]	0x604	Device address base segment 1
DAB[1] DAB[2]	0x608	Device address base segment 2
DAB[3]	0x60C	Device address base segment 3
		· · · · · · · · · · · · · · · · · · ·
DAB[4]	0x610	Device address base segment 4
DAB[5]	0x614	Device address base segment 5
DAB[6]	0x618	Device address base segment 6
DAB[7]	0x61C	Device address base segment 7
DAP[0]	0x620	Device address prefix 0
DAP[1] DAP[2]	0x624 0x628	Device address prefix 1  Device address prefix 2



Register	Offset	Description
DAP[3]	0x62C	Device address prefix 3
DAP[4]	0x630	Device address prefix 4
DAP[5]	0x634	Device address prefix 5
DAP[6]	0x638	Device address prefix 6
DAP[7]	0x63C	Device address prefix 7
DACNF	0x640	Device address match configuration
OVERRIDE0	0x724	Trim value override register 0
OVERRIDE1	0x728	Trim value override register 1
OVERRIDE2	0x72C	Trim value override register 2
OVERRIDE3	0x730	Trim value override register 3
OVERRIDE4	0x734	Trim value override register 4
POWER	0xFFC	Peripheral power control

# 17.3 Register Details

### Table 103: SHORTS

Bit n	umbe	er		31 30	29	28	27 2	6 2	5 24	1 23	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8 H	7	6	5 F	4 : F [	3 2	2 1 R	. 0
Rese	t			0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	o
Id		Field	Value Id	Value						De	escr	riptic	on																			
Α	RW	READY START										tcut		twe	en	REA	DΥ	ev	ent	and	I 57	AR	<b>T</b> ta	isk								
		_	Disabled	0						Di	isal	ble sl	hor	rtcu	t																	
			Enabled	1						Er	nab	ole sh	nor	tcut	į																	
В	RW	END_DISABLE								Sh	hor	tcut	bet	twe	en	ENL	) e	en'	t an	d D	ISA	BL	E ta	sk								
		_	Disabled	0						Di	isal	ble sl	hor	rtcu	t																	
			Enabled	1						Er	nab	le sh	nor	tcut																		
С	RW	DISABLED TXEN								Sh	hor	tcut	be	twe	en	DIS	4 <i>BL</i>	ED	eve	nt	and	l TX	KEN	tas	k							
		_	Disabled	0						Di	isal	ble sl	hor	rtcu	t																	
			Enabled	1						Er	nab	le sh	nor	tcut	t																	
D	RW	DISABLED_RXEN								Sh	hor	tcut	bet	twe	en	DIS	4 <i>BL</i>	ED	eve	nt	and	l RX	KEN	tas	sk							
			Disabled	0						Di	isal	ble sl	hor	rtcu	t																	
			Enabled	1						Er	nab	le sh	nor	tcut																		
E	RW	ADDRESS_RSSISTART								Sh	hor	tcut	be	twe	en.	ADI	ORE	SS	eve	nt a	nd	RS	SIS	TAR	T ta	sk						
			Disabled	0						Di	isal	ble sl	hor	rtcu	t																	
			Enabled	1						Er	nab	ole sh	nor	tcut	Ī																	
F	RW	END_START								Sh	hor	tcut	bet	twe	en	ENL	) ev	en'	t an	d <b>S</b>	TAI	₹ <i>T</i> 1	ask									
			Disabled	0						Di	isal	ble sl	hor	rtcu	t																	
			Enabled	1						Er	nab	le sh	nor	tcut																		
G	RW	ADDRESS_BCSTART										tcut				ADL	DRE	SS	eve	nt a	ınd	ВС	STA	\RT	tas	k						
			Disabled	0								ble sl																				
			Enabled	1								ole sh																				
Н	RW	DISABLED_RSSISTOP										tcut				DIS	4 <i>BL</i>	ED	eve	ent	and	l RS	SSIS	TO	P ta	sk						
			Disabled	0								ble sl			-																	
			Enabled	1						Er	nab	le sh	nor	tcut																		

## **Table 104: INTENSET**

 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$ 

-	numbe	er		31	30 2	29 2	28 2	7 2	26 2	25 2	24 2	23 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 1	L O
Id																								K			Н	G	F	E I	0	: В	A
Rese	et			0	0 (	) (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0
Id	RW	Field	Value Id	Va	lue							Descr	ipti	on																			
Α	RW	READY										Writ	e '1'	' to	Ena	able	int	err	upt	on	RE	ΑD	<b>Y</b> ev	ven	t.								
			Enabled	1								Enab	le																				
В	RW	ADDRESS										Write	e '1'	' to	Ena	able	int	err	upt	on	AD	DR	ESS	ev	ent	t.							
			Enabled	1								Enab	le																				
С	RW	PAYLOAD										Writ	e '1'	' to	Ena	able	int	err	upt	on	PA	YLC	DAD	) ev	en!	t.							
			Enabled	1								Enab	le																				
D	RW	END										Write	e '1'	' to	Ena	able	int	err	upt	on	EN	D e	ver	nt.									
			Enabled	1								Enab	le																				
Ε	RW	DISABLED										Writ	e '1'	' to	Ena	able	int	err	upt	on	DIS	AB	LEC	) ev	ven	t.							
			Enabled	1								Enab	le																				
F	RW	DEVMATCH										Writ	e '1'	' to	Ena	able	int	err	upt	on	DE	VIV	1AT	СН	eve	ent.							
			Enabled	1								Enab	le																				
G	RW	DEVMISS										Writ	e '1'	' to	Ena	able	int	err	upt	or	DE	VIV	1ISS	ev	ent								
			Enabled	1								Enab	le																				
Н	RW	RSSIEND										Write	e '1'	' to	Ena	able	int	err	upt	on	RS.	SIE	ND	eve	ent.								
			Enabled	1								Enab	le																				
K	RW	BCMATCH										Writ	e '1'	' to	Ena	able	int	err	upt	or	ВС	MA	TCI	H e	ver	nt.							
			Enabled	1								Enab	le																				



#### **Table 105: INTENCLR**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit i	numb	er		31 30	29	28 2	7 2	6 25	5 24	23	22 2	21 2	0 1	9 18	3 17	16	15	14	13 :	l2 1	1 1( K	9	8	7 H	6 G	5 F	4 F [	3 2 0 C	. 1 B	0 A
Res	et			0 0	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 0	0		0
Id	RW	Field	Value Id	Value						De	escrip	tior	n																	
Α	RW	READY	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>R</i>	EAD	<b>Y</b> ev	ent.									
В	RW	ADDRESS	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>A</i> .	DDF	ESS	eve	nt.								
С	RW	PAYLOAD	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>P</i>	4YL	DAD	eve	nt.								
D	RW	END	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>El</i>	VD (	ever	it.									
E	RW	DISABLED	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>D</i>	ISAE	BLEC	eve	ent.								
F	RW	DEVMATCH	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>D</i>	EVN	1AT	CH e	ven	t.							
G	RW	DEVMISS	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>D</i>	EVN	IISS	eve	nt.								
Н	RW	RSSIEND	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>R</i> .	SSIE	ND	ever	nt.								
K	RW	BCMATCH	Disabled	1							/rite ˈ isable		o Cl	ear	inte	rru	ot o	n <i>B</i>	CMA	ATC	ev.	ent.								

#### **Table 106: CRCSTATUS**

Bit	numb	er		31 30	29	28	27 2	6 25	5 24	23	22 2	21 2	0 19	9 18	17	16	15	14 1	3 12	11 1	0 9	8 (	7	6	5	4	3	2 :	1 0
Id																													Α
Res	et			0 0	0	0 (	0 0	0	0	0	0 (	0	0	0	0	0	0	0 0	0	0 0	0	0	0	0	0	0	0 (	0	0
Id	RW	Field	Value Id	Value						De	scrip	tior	1																
Α	R	CRCSTATUS								CI	RC st	atus	of	pack	(et i	rece	ive	ł											
			CRCError	0						Pa	cket	rec	eive	d w	ith	CRC	err	or											
			CRCOk	1						Pa	cket	rec	eive	d w	ith	CRC	ok												

#### Table 107: RXMATCH

Bit	numb	er		31 30	29 28	<b>8 27</b> :	26 2	25 24	4 23	3 22	21 :	20 1	9 18	3 17	<b>1</b> 6	15	14	13	12 1	1 10	9	8	7	6	5	4	3	2	1 0	1
Id																											1	۱ ۸	A A	ı
Res	et			0 0	0 0	0	0 (	0	0	0	0 (	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (	) (	) 0	ı
Id	RW	Field	Value Id	Value					D	escr	iptio	n																		ı
Α	R	RXMATCH							R	ece	ived	addı	ress																	
									L	ogic	al ac	ldres	ss of	fwh	iich	pre	vio	us p	acke	t wa	as re	ecei	ved	ı						

#### Table 108: RXCRC

Bit r	umb	er		31 30 2	9 28	27	26	25	24	23	22 2	21 2	20 19	9 18	B 17	7 16	15	14	13	12 :	l1 1	.0 9	9 8	3 7	6	5	4	3	2	1 0
Id										Α	A A	4 /	A A	Α	Α	Α	Α	Α	Α	A	4 4	\ A	Α	Α	Α	Α	Α	A	A A	А А
Res	et			0 0 0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 (	0 (	0 0
Id	RW	Field	Value Id	Value						Des	crip	tio	n																	
Α	R	RXCRC								CR	C fie	eld	of pr	evi	ous	ly re	ecei	ved	pac	ket										
				CRC field of previously received packet CRC field of previously received packet																										

#### Table 109: DAI

Bit	numb	er		31 30 2	9 28 2	27 26	25 2	24 23	3 22 2	21 20	19	18 1	L7 16	15	14 1	3 12	11	10 9	9 8	3 7	6	5	4	3 2	2 1	0
Id																								Α	Α	Α
Res	et			0 0 0	0 0	0 (	0 (	0 0	0 0	0	0	0 0	0 0	0	0 0	0	0 (	0 0	0	0	0	0	0 (	0 0	0	0
Id	RW	Field	Value Id	Value				De	escrip	tion																
Α	R	DAI						D	evice	add	ress	mat	ch in	dex												

Index (n) of device address, see *DAB[n]* and *DAP[n]*, that got an address match.

#### **Table 110: PACKETPTR**

Bit	numbe	er		31 30 29 28 2	27 26 25 24	23 22 21	20 19	18 17	16 1	5 14	13 12	11 10	9	8	7 6	5	4	3	2 1	. 0
Id				AAAAA	A A A A	A $A$ $A$	АА	АА	A A	Α.	А А	A A	Α	A 4	۱ A	Α	Α	Α /	A A	Α
Res	et			0 0 0 0 0	0 0 0 0	0 0 0	0 0	0 0	0 0	0	0 0	0 0	0	0 0	0	0	0	0 (	0	0
Id	RW	Field	Value Id	Value		Descript	ion													
Α	RW	PACKETPTR		Packet pointer																

Packet address to be used for the next transmission or reception. When transmitting, the packet pointed to by this address will be transmitted and when receiving, the received packet will be written to this address. This address is a byte aligned ram address.

Attention: Decision point: START



#### **Table 111: FREQUENCY**

	31 30 29 28 27 26 25 24 23 22 21 20 1	9 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		A A A A A A
	0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
ld Value I	Value Description	
EQUENCY	[0100] Radio channe	el frequency
	Frequency = 2	2400 + FREQUENCY (MHz).
	Δ+	ttention: Decision point: TXEN, RXEN
		Value Id         Value         Description           EQUENCY         [0100]         Radio channe           Frequency = 1         Frequency = 1

### **Table 112: TXPOWER**

Bit I	numb	er		31	30 2	9	28 2	7 2	6 25	24	23	22 2	21 20	19	18	17	16	15	14	13	12 :	11 1	0 9	9			5 A	4 A	3 A	2 4 <i>/</i>	1 4	0 A
Res	et			0	0 0	1	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (	0	0	(				0			) (	
Id	RW	Field	Value Id	Va	lue						Des	scrip	tion																			
Α	RW	TXPOWER									RA	DIO	out	out	pov	ver.																_
											Οu	ıtpu	t pov	ver	in r	um	ber	of	dBr	n, i.	e. if	the	val	ue	-20	is						
											sp	ecifi	ed th	ne o	utp	ut p	ow	er v	will	be	set t	0 -2	20dl	3m	١.							
														Att	ent	ion:	De	ecis	ion	poi	nt:	TXE	٧									
			Pos4dBm	0x	04						+4	dBr	n																			
			0dBm	0x	00						0 0	dBm																				
			Neg4dBm	0x	FC						-4	dBn	ı																			
			Neg8dBm	0x	F8						-8	dBn	ı																			
			Neg12dBm	0x	F4						-12	2 dB	m																			
			Neg16dBm	0x	F0						-16	6 dB	m																			
			Neg20dBm	0x	EC						-20	dB	m																			
			Neg30dBm	0x	D8						-30	dB	m																			

### Table 113: MODE

Bit Id	numb	er		31 3	0 29	28	27	26 2	5 2	4 23	3 22	21 2	20 1	19 18	3 17	16	15 1	4 13	3 12	11 10	9	8	7	6	5	4	3		1 0 A A
Re	set			0 0	0	0	0	0 0	0	0	0	0 (	0	0	0	0	0 0	0	0	0 0	0	0	0	0	0	0 (	) (	) (	0 (
Id	RW	Field	Value Id	Valu	e					D	escr	iptio	n																
A	RW	MODE	Nrf_1Mbit Nrf_2Mbit Nrf_250Kbit Ble_1Mbit	0 1 2 3						F 1 2 2	requ Mb Mb 50 k	it/s I it/s I	y-sh Nord Nord No	nift K dic p dic p ordic	eyin ropi ropi pro	g (F ieta ieta prie	SK) i iry ra iry ra tary	mod adio adio radi	etting ulation mod mod o mo	on. e e	e rad	dio s	sup	port	ts				

#### Table 114: PCNF0

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5														4	3	2 1	. 0									
Id														Ε	Ε	Ε	Ε							С				A A	A	Α
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0															0	0	0 0	0	0							
Id	RW	Field	Value Id	Value Description																										
Α	RW	LFLEN		Value Description  Length on air of LENGTH field in number of bits.  Attention: Decision point: START																										
С	RW	SOLEN									Lei	ngth	on	air (	of S	0 fie	eld i	์ท ทเ	ımb	er o	f by	tes.								
														Att	ten	ion	: D	ecisi	on	poin	t: <b>S</b>	TAR	Τ							
Ε	RW	S1LEN									Lei	ngth	on	air (	of S	1 fie	eld i	้ท ทเ	ımb	er c	f bi	ts.								
														Att	ten	ion	: D	ecisi	on	poin	t: <b>5</b>	TAR	Τ							

### Table 115: PCNF1

Bit numl	ber		31	30	29 2	28 2	27 2		25 2 C		23 2	2 21	20	19			_				12 B		10 ! B E	9 8 8 B	7 A	6 A	5 A	4 A	3 A	2 A <i>A</i>	1 0 A A
Reset Id RW	/ Field	Value Id	0	o ( lue	0 (	0 0	) (	0	) (	) (	) () Desc	0 rint	0 ion	0	0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	ט נ	0
A RW		value lu		.255	5]						Max	imu er th	ım l nan	eng								the ncat									
B RW	/ STATLEN		[0.	.255	5]						payl leng	stat oad th is	wh s se	eng nen t to is d	th p ser N efin	para ndir the ned	ame ng a rac in t	eter nd lio v	r is a rece will LEN	addo eivir reco IGTI	ng p eive H fie	to the oacke or seld o	ets, send of th	e.g. INb	if th	ne st s m	atio	0			
C RW	/ BALEN		[2.	.4]								add Ion	res ig a es.	s fie ddr	eld	is c pre	om efix	pos , e. <sub>{</sub>	ed ( g. se	of thet B	he b	es base N=2 <i>STA</i>	to g								
D RW	/ ENDIAN										and	the	PA	YLC <b>Att</b>	AD ent	fie t <b>ion</b>	lds. : D	eci	sior			sta STA		e SO	, LEI	NGT	Ή, 9	S1			
		Little	0								Leas	-	-																		
		Big	1								Mos	t sig	gnif	icar	าt b	it o	n a	ir fi	rst												



Bit	numb	er		31 30	29	28	27	26	25	24	23	22 :	21 2	20 1	l9 1	8 1	7 16	5 15	14	13	12 1	1 10	9	8	7	6	5	4	3	2	1 0
Id									E	D					C	С	С	В	В	В	ВВ	В	В	В	Α	Α	Α	Α	Α.	A /	A A
Res	et			0 0	0	0	0	0	0	0	0	0 (	0 (	) (	0 (	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (	0 0
Id	RW	Field	Value Id	Value				De	scrip	otio	n																				
Ε	RW	WHITEEN									En	able	or	dis	able	pa	cket	wh	iter	ning											
			Disabled	0				Di	sabl	e																					
			Enabled	1							En	able	9																		

### Table 116: BASE0

Bit ı	number		31 30 29	9 28 2	7 26	25	24	23 2	2 21	20	19 :	18 1	7 16	15	14	13 :	12 1:	1 10	9	8	7	6	5	4 3	3 2	1	0
Id			A A A	A A	Α	Α	Α.	А А	Α	Α	A	4 А	Α	Α	Α	A	4 A	Α	Α	Α	Α	Α	A	A A	Α	Α	Α
Res	et		0 0 0	0 0	0	0	0	0 0	0	0	0 (	0 0	0	0	0	0 (	0 0	0	0	0	0	0	0 (	0 0	0	0	0
Id	RW Field	Value Id	Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																							
Α	RW BASE0							Base	e ado	dres	s 0																

Base address 0 Radio base address 0.

Attention: Decision point: START

#### Table 117: BASE1

Bit	numb	er		31	30	29	28	27	26	25	24	1 23	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				A A A										Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۱ ۱	A A	١
Re	set			0 0 0 0											0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	o c	)
Id	RW	Field	Value Id	Va	lue							D	esci	ipti	on																				
Α	RW	BASE1		Base address 1																															

Radio base address 1.

Attention: Decision point: START

#### Table 118: PREFIX0

Id	umbe	er		D	) D	D	D	D	D	D	D	С	С	С	С	С	c	С	c	В	В	ВΙ	3 B	В	В	В	Α	Α	A	Α	A A	۱ ۸	1 0 A A D 0
Rese		Field	Value Id		/alu		U	, 0	U	U	U		escr				U	U	U	U	U	0 (	, 0	U	U	U	U	U	U	U	0 (		, 0
Α	RW	AP0										A	ddr	ess	•	efix Δ++		ion:	D	oris.	ion	noir	nt · <b>S</b>	TAR	T								
В	RW	AP1										Α	ddr	ess	pre	efix	1.																
																		ion:	De	ecis	ion	poir	ıt: <b>S</b>	TAR	T								
С	RW	AP2										Α	ddr	ess	•	efix																	
																Atte	ent	ion:	De	ecis	ion	poir	ıt: <b>S</b>	TAR	T								
D	RW	AP3										Α	ddr	ess	pre	efix	3.																
																Atte	ent	ion:	De	ecis	ion	poir	nt: <b>S</b>	TAR	T								

### Table 119: PREFIX1

Bit I Id Res	numb	er		D	30 D 0	D	D	D	D	D	D	С	С	С	С	С	C	С	c	В	В	В	В	В	В	В	В	Α	A	Α	Α	Α	Α	Α .	Α
Id		Field	Value Id		lue		Ť	Ť	Ŭ	Ť	Ŭ			ipti			Ŭ	Ť	Ĭ	Ť	Ť	Ť	Ĭ	Ť	Ĭ	Ĭ	Ŭ	Ť	Ŭ	Ť	Ŭ		•		
Α	RW	AP4										A	ddr	ess	•			ion	: D	ecis	ion	poi	nt:	ST	ART										
В	RW	AP5										A	.ddr	ess				ion	: D	ecis	ion	poi	nt:	ST	ART										
С	RW	AP6										Α	.ddr	ess	•			ion	: D	ecis	ion	poi	nt:	ST	ART	-									
D	RW	AP7										Α	.ddr	ess				ion	: D	ecis	ion	poi	nt:	ST	ART										

#### **Table 120: TXADDRESS**

Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19	18 17 16 15 14 1	3 12 11 10 9	8 7	6 5	4 3 2 1	1 0
Id								A A	Α
Reset		0 0 0 0 0	00000000	0 0 0 0 0	0 0 0 0	0 0 0	0 0	0 0 0 0	0
Id RW Field	Value Id	Value	Description						
A RW TXADDRESS			Transmit addres	ss select					

Logical address to be used when transmitting a packet.

Attention: Decision point: START

### **Table 121: RXADDRESSES**

Bit r	umbe	er		31 30	29	28 2	27 2	6 2	5 24	1 23	22	21	20	19	18	17	16	15	14 :	13 1	2 1	1 10	9	8	7	6	5	4	3	2 1	L O
Id																									н	G	F	E	D C	В	Α
Rese	et			0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0 0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value						De	escr	ipti	on																		
Α	RW	ADDR0								Е	nab	le o	r di	isab	le r	ece	ptic	on o	n lo	gica	al ac	ldre	ss 0								
													-	Atte	enti	on:	De	cisi	on	ooin	t: <b>5</b>	TAR	Τ								
			Disabled	0						D	isab	ole																			
			Enabled	1						Ε	nab	le																			
В	RW	ADDR1								Е	nab	le o	r di	isab	le r	ece	ptic	on o	n lo	gica	al ac	ldre	ss 1								



	numb	er		31 30	29	28 2	7 2	6 25	5 24	23	22 2	1 2	0 1	9 1	8 17	16	15	14	<b>13</b> 1	L2 1	l <b>1</b> 1	0 9	8	3 7	6	5	4	3 2	2 1	1 0
Id																								Н	G	F	E I	0	В	A
Res				0 0	0	0 0	0	0	0	_	0 0	_	·	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0 (	0	0	0
Id	RW	Field	Value Id	Value	•					De	script	tio	n																	
													Αt	ten	tion	: D	ecis	ion	poir	nt: 5	TAR	T								
			Disabled	0							isable																			
			Enabled	1							nable																			
С	RW	ADDR2								Er	nable	or											2.							
			Disabled	^						ь:	isable		Αt	ten	tion	: D	ecis	ion	poir	it: 3	IAK	1								
			Enabled	0 1							isabie nable																			
ь.	DIA	ADDR3	Enabled	1									J:	.  -   -				1		-1-	ـ اـ اـ		,							
D	KVV	ADDR3								Er	nable	or											3.							
			Disabled	0						Di	isable		Αι	ten	uon	. D	ecis	HOII	poir	it: 3	IAN	1								
			Enabled	1							isable nable																			
Е	RW	ADDR4	Enabled	1							nable	or	dica	hla	roc	nn+i	on	on l	ogic	al a	ddra		1							
E	I VV	ADDR4								EI	lable	OI							poir				+.							
			Disabled	0						Di	isable		AL	ten	LIUII	. 0	CCIS	1011	pon	ιι. J	, i Aii									
			Enabled	1							nable																			
F	RW	ADDR5	Enablea	•							nable	or	disa	hle	rec	≥nti	ion	on l	ngic	al a	ddre	220	5							
•		7155715										٠.							poir											
			Disabled	0						Di	isable								•											
			Enabled	1						Er	nable																			
G	RW	ADDR6								Er	nable	or	disa	ble	rec	epti	on	on l	ogic	al a	ddre	ess 6	ŝ.							
													Αt	ten	tion	: D	ecis	ion	poir	nt: 5	TAR	T								
			Disabled	0						Di	isable																			
			Enabled	1						Er	nable																			
Н	RW	ADDR7								Er	nable	or	disa	ble	rec	epti	on	on l	ogic	al a	ddre	ess 7	7.							
													At	ten	tion	: D	ecis	ion	poir	nt: 5	TAR	T								
			Disabled	0						Di	isable																			
			Enabled	1						Er	nable																			

### Table 122: CRCCNF

Bit i Id Res	umbe	er		31		29	28 2	27 2	26 2	5 2	24 2	23 2	2 2	21 2	0 1	19 :	18	17	16	15			12 0	11	10	_	8 B	7	6	5	4	3		1 A 0	
Id		Field	Value Id	_	lue	U	0 0	' '	, 0	U	_	Desc	rin	tio	, ( n	, ,	,		U	U	U	U	U		,	, ,	, ,	, ,	, ,	,	U		, ,	U	U
A	RW	LEN	Disabled One Two Three		3]							CRC CRC CRC CRC	le le le	ngth ngth ngth ngth	h in At h is h is h is	zei on tw	ntio e b o b ree	on: and yte yte byte	CR an s a	cisi C c d C nd c	on alcu RC CRC	ulat calc ca ca ca	ion :ula lcul alcı	tior atic ulat	isal n is on is ion	ena en is e	ible able enat	ed oled							
В	RW	SKIPADDR	Include Skip	0								CRC CRC calc	ca ca	lcul Icul	<b>A</b> flation	<b>tte</b> i on on	ntic incl	on: lude es n	De es a ot	cisi add incl	on res ude	poi s fie e ac	nt: Id Idre	STA ess f	<i>RT</i> ielo	l. Tł	ne C	CRC		ion	l.				

# **Table 123: CRCPOLY**

Bit I Id Res	numbo et	er			30	29 2 0 (			Α	Α	Α	Α	Α .	A	A <i>A</i>	A A	A	4 13 A 0	Α	Α	Α.	Α.	A A	۱ ۸	À A	A	Α	Α	Α	Α
Id	RW	Field	Value Id	Va	lue				De	scri	iptio	on																		
A	RW	CRCPOLY							re le ni Th	ach egist ast umb	terr ter v sigr per (	m ir which of of win 1 =	ch in cant f the ng ex = 11	e CF nde ter e reg xam	x co m/b giste ple ) 11	orresolt is er co is fo	spor har onte or a	ial is nds t rd-w ent is n 8 b	to theirecond sign oit C	ne to l int nore CRC	erm ern ed b poly	's e ally y th	xpo to :	ner L, ai ard	it. T nd l war	oit e.				

#### **Table 124: CRCINIT**

Bit r	umb	er		31 30 2	9 28	27 2	6 25	5 24	23	22 2	21 2	0 19	18	17	16 1	5 14	13	12 :	11 10	9	8	7	6	5	4	3 2	1	0
Id									Α	A A	A A	Α	Α.	A	А А	Α	Α	A	4 A	Α	Α	Α	Α	A	A	4 A	Α	Α
Res	et			0 0 0	0	0 0	0	0	0	0 0	0	0	0	0	0 0	0	0	0 (	0 0	0	0	0	0	0 (	0 (	0 0	0	0
Id	RW	Field	Value Id	Value					De	scrip	tion	1																
Α	RW	CRCINIT							CR	C in	itial	valu	е															
															lcula													

Attention: Decision point: START



#### Table 125: TEST

Bit nu Id	mber		31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 ( B A
Reset			0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0
ld F	RW Field	Value Id	Value	Description	
A F	RW CONSTCARRIER			Enable or disable constant carrier.	
				Attention: Decision point: TXEN	
		Disabled	0	Disable	
		Enabled	1	Enable	
B F	RW PLLLOCK			Enable or disable PLL lock.	
				Attention: Decision point: TXEN, RXEN	
		Disabled	0	Disable	
		Enabled	1	Enable	

#### Table 126: TIFS

Bit ı	numb	er		31 30 2	9 28	27 2	26 2!	5 24	23	22 2	1 20	19	18	17 1	6 1	5 14	13	12 1	1 10	9	8	7	6	5	4	3 2	2 1	0
Id																						Α	Α	A	A	4 A	Α	Α
Res	et			0 0 0	0	0 (	0 0	0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0	0	0	0 (	0 (	0 (	0	0
Id	RW	Field	Value Id	Value					Des	crip	tion																	
Α	RW	TIFS							Int	er Fr	ame	e Spa	acin	g in i	JS													

Inter frame space is the time interval between two consecutive packets. It is defined as the time, in micro seconds, from the  $% \left( 1\right) =\left( 1\right) \left( 1$ end of the last bit of the previous packet to the start of the first

bit of the subsequent packet. Attention: Decision point: START

#### Table 127: RSSISAMPLE

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	21	. 20	19	18	3 17	7 16	5 15	14	13	12	11 1	.0	9 8	3 7	6	5	4	3	2	1	0
Id																												Α	Α	Α	Α	Α	Α	Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue							De	scri	ipti	ion																			
Α	R	RSSISAMPLE		[0.	.12	7]						RS	SSIs	sam	nple	9																		
												RS	SIS	sam	nple	e re	sul	t. T	he v	valu	e o	f thi	is re	giste	er is	rea	id a	s a						
												рс	siti	ive	val	ue	whi	ile t	the	act	ual i	rece	eive	d sig	nal	stre	engt	h is	a					
												ne	gat	tive	e va	lue	. A	ctua	al re	ecei	ved	sigi	nal:	strer	igth	is 1	her	efoi	re a	S				
												fo	llov	ws:	rec	eiv	ed	sigr	nal :	stre	ngtl	h = -	-A c	Bm										

#### Table 128: STATE

Bit r	umbe	er		31 :	30 2	9 28	27	26 2	25 2	4 2	3 22	21	20	19	18 1	l <b>7</b> 1	6 1	.5 1	4 1	3 12	11	10	9	8	7	6	5 4	3 A	2 A	1 0 A A
Rese	et			0 (	0	0	0	0 0	0	0	0	0	0	0 (	0 (	0 (	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0 0
Id	RW	Field	Value Id	Val	ıe					D	escr	iptio	on																	
Α	R	STATE								(	Curre	ent r	adi	o st	ate															
			Disabled	0						F	RADI	O is	in t	the I	Disa	ble	d st	ate												
			RxRu	1						F	RADI	O is	in t	the I	RXR	U st	ate													
			RxIdle	2						F	RADI	O is	in t	the I	RXIE	DLE	stat	te												
			Rx	3						F	RADI	O is	in t	the I	RX s	tate	•													
			RxDisable	4						F	RADI	O is	in t	the I	RXD	ISAI	3LE	D s	tate											
			TxRu	9						F	RADI	O is	in t	the <sup>-</sup>	ΓXR	U st	ate													
			TxIdle	10						F	RADI	O is	in t	the <sup>-</sup>	TXIE	LE :	stat	e												
			Tx	11						F	RADI	O is	in t	the <sup>-</sup>	TX s	tate	!													
			TxDisable	12						F	RADI	O is	in t	the <sup>-</sup>	TXD	ISAI	BLE	D st	ate											

### **Table 129: DATAWHITEIV**

	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (
Id				A A A A A A
Res	et			$\begin{smallmatrix} & & & & & & & & & & & & & & & & & & &$
Id	RW	Field	Value Id	Value Description
A	RW	DATAWHITEIV		Data whitening initial value. Bit 6 is hard-wired to '1', writing '0' to it has no effect, and it will always be read back and used by the device as '1'.  Bit 0 corresponds to Position 6 of the LSFR, Bit 1 to Position 5, etc.
				Attention: Decision point: TXEN RXEN

#### Table 130: BCC

Bit ı	numb	er		31	30	29	28	27	26	25	24	23	3 22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				4	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	۱ ۱	A A	A
Res	et			)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0 0	)
Id	RW	Field	Value Id	۷a	ue							D	esci	ripti	on																				
Α	RW	BCC										В	it c	oun	ter	con	npa	ire																	

Bit counter compare Bit counter compare register



### Table 131: DAB[n]

Bi	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۱ ۱	A A	A
Re	set			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0 (	)
Id	RW	Field	Value Id	Va	lue							De	escr	ipti	on																				
Α	RW	DAB										D	evi	ce a	ddr	ess	ba	se s	egr	ner	nt n														

Device address base segment

# Table 132: DAP[n]

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A A A A A A A A A A A
Reset		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value	Description
A RW DAP			Device address prefix n
			Device address prefix

### Table 133: DACNF

Note	Bit ı	numb	er		31 30	29	28 2	7 26	25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Reset   Field   Number   Num			-							
New   Field   Value   Company   Co	-	et			0 0	0	0 (	0	0	
RA RW ENAO  Disabled Enabled 1 Enabled Enabled 1 Enabled Enabled 1	Id	RW	Field	Value Id						
Disabled   Disabled   Disabled   Enabled   Disabled   Disab	Α									
Enabled 1 Enabled 1 Enabled 1 Enabled 1 Enabled or disable device address matching using device address 1 1 1 Enabled 1 Enabled 1 Enabled or disable device address matching using device address 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2										
Enable   Finable   Finab				Disabled	0					Disabled
Disabled   Disabled   Disabled   Enabled   Disabled   Enabled				Enabled						Enabled
Disabled Enabled 1 Enabled 1 Enabled 1 Enabled 1 Enabled Enabled 1 Enabled Enabled 1 Enabled Enabled 2 Enable or disable device address matching using device address 2 Enable or disable device address matching using device address 3 Enable or disable device address matching using device address 3 Enable or disable device address matching using device address 3 Enabled Enabled 1 Enabled Enabled Enabled Enabled Enabled Enabled Enabled 1 Enabled Enabled Enabled 1 Enable Or Disabled Enable Or Disabled Enabled 1 Enable Or Disabled Enable Or Disable Or	В	RW	ENA1							Enable or disable device address matching using device address
Enabled  Ena										1
C RW ENA2  Disabled 0 Disabled 1 Enabled Enabled 1 Enabled Disabled 0 Disabled Enabled Disabled 1 Enabled Disabled 0 Disabled Enabled Disabled 0 Disabled Enabled Disabled 0 Disabled Enabled Disabled 1 Enabled Enabled 1 Enabled Enabled 1 Enabled Enabled 1 Enabled Enabled 0 Disabled Enabled 1 Enabled Enable or disable device address matching using device address Fanable or disable device address matching using device address or Enable or disable device address matching using device address TaxAdd for device address 1 Enabled Enabled Enabled Enabled Enabled Enabled E				Disabled	0					Disabled
Disabled				Enabled	1					Enabled
Disabled	С	RW	ENA2							Enable or disable device address matching using device address
Enabled  Enabled  Enabled conditions in the standard of the st										2
D RW ENA3  Disabled 0 Disabled 1 Enable or disable device address matching using device address 3 S Biable device address matching using device address 4 Enable or disable device address matching using device address 4 Enable or disable device address matching using device address 4 Enable or disable device address matching using device address 4 Enable or disable device address matching using device address 5 S Biabled Enabled 1 Enabled 1 Enabled 1 Enabled 1 Enabled 1 Enabled 1 Enable Or disable device address matching using device address Matching using device address Matching using device address Matching using device address 6 Biable Disabled Enabled 1 E				Disabled	0					Disabled
Bisabled Disabled Enabled 1 Enabled Enabled Enabled Enabled Enabled Enabled Enabled Enabled Enabled Disabled Enabled Disabled Enabled Disabled Enabled Disabled Enabled Enable				Enabled	1					Enabled
E RW ENA4    Disabled   Disabled   Disabled   Enabled   Enabled	D	RW	ENA3							Enable or disable device address matching using device address
Enabled  Enabled  Enabled  Enabled or disable device address matching using device address 4  Disabled Enabled  Enabled  Disabled Enabled										3
E RW ENA4    Disabled   Disabled   Disabled   Enabled   Disabled										
Part				Enabled	1					
Disabled   Disabled   Disabled   Enabled   Disabled   Disabled   Enabled	Ε	RW	ENA4							
F RW ENA5  Disabled 0 Disabled 1 Enable or disable device address matching using device address 5 5  Disabled 0 Disabled 1 Enable or disable device address matching using device address 6 5  RW ENA6  Disabled 0 Disabled Enable or disable device address matching using device address 6 6  Disabled 0 Disabled Enable or disable device address matching using device address 6 6  Enable or disable device address matching using device address 7 7  Disabled 1 Enable or disable device address matching using device address 7 7  Disabled 0 Disabled Enable or disable device address matching using device address 7 7  Disabled 1 Enabled 1 Enabled  I RW TXADD0 TXADD0 TXADD0 TXADD1 TXADD1 TXADD1 TXADD1 TXADD1 TXADD1 TXADD3 TXADD3 TXADD3 TXADD3 TXADD3 TXADD3 TXADD4 TXADD5 TXADD5 TXADD5 TXADD5 TXADD5 TXADD5 TXADD5 TXADD5 TXADD6 TXAD6										•
F RW ENAS  Disabled 0 Disabled Enabled 1 Enabled  G RW ENA6  Disabled 0 Disabled Enabled 1 Enabled  Enabled 0 Disabled Enable device address matching using device address for disable device address matching using device address for disabled for for disable										
S Disabled Disabled Enabled Disabled Enabled Disabled Enabled Disabled Enabled Disabled Enabled Enabled Enabled Enabled Enabled Enabled Enabled Disabled Enabled Enabled Disabled Enabled Enab				Enabled	1					
Disabled Enabled 1 Enabled  G RW ENA6  Disabled 0 Disabled Enable or disable device address matching using device address 6  Disabled 1 Enabled Enabled Enabled Enabled Enabled Enabled Enabled Enabled  H RW ENA7  Disabled 0 Disabled Enabled Enabled 1 Enabled  TxAdd for device address 0  TxAdd for device address 1  K RW TXADD2  L RW TXADD3  TxAdd for device address 2  L RW TXADD4  TXADD4  TXADD5  RW TXADD5  RW TXADD5  RW TXADD5  RW TXADD5  TXAD6 for device address 6  TXAD6 for device address 5  TXAD6 for device address 5  TXAD6 for device address 6	F	RW	ENA5							
Enabled  G RW ENA6  Disabled Enabled  Disabled Enabled  Enabled  Disabled Enabled  TxAdd for device address 0  TxAdd for device address 1  Enabled					_					
G RW ENA6  Disabled 0 Disabled Enabled 1 Enabled  H RW ENA7  Disabled 0 Disabled Enabled 1 Enabled  H RW TXADD0 TxAdd for device address 0  TxAdd for device address 1  K RW TXADD2 TxAdd for device address 2  L RW TXADD3  RW TXADD4  RW TXADD4  RW TXADD5  RW TXADD5  RW TXADD5  RW TXADD5  RW TXADD6  Enabled cenders matching using device address 7  Disabled Enabled 1 Enabled  TxAdd for device address 0  TxAdd for device address 1  TxAdd for device address 2  TxAdd for device address 3  TxAdd for device address 3  TxAdd for device address 3  TxAdd for device address 5  TxAdd for device address 6										
Box		D) 4 /	FALAC	Enabled	1					
Disabled 0 Disabled Enabled 1 Enabled 2 Enable device address matching using device address 7 Disabled Enabled 1 Enabled 1 Enabled 1 Enabled 1 TxAdd for device address 0 TxAdd for device address 1 TxAdd for device address 1 TxAdd for device address 2 TxAdd for device address 2 TxAdd for device address 3 TxAdd for device address 3 TxAdd for device address 4 TxADD5 TxADD5 TxAdd for device address 5 TxAdd for device address 5 TxAdd for device address 5 TxADD6 TxADC6 TxADD6 TxADC6 TxADD6 TxADD6 TxADC6 TxADD6 TxADD6 TxADD6 TxAD	G	KW	ENA6							
H RW ENA7 Disabled 0 Disabled evice address matching using device address 7 Disabled 1 Enabled I RW TXADD0 TXADD1 TXAdd for device address 1 K RW TXADD2 TXADD2 TXAdd for device address 2 L RW TXADD3 TXADD4 TXADD4 N RW TXADD4 N RW TXADD5 N RW TXADD5 N RW TXADD5 N RW TXADD5 N RW TXADD6 TXAdd for device address 4 N RW TXADD5 TXAD6 TXAD6 N RW TXADD6 TXAD6				Disabled	^					
H RW ENA7  Disabled 0 Disabled Enabled 1 Enabled  I RW TXADD0  TXAdd for device address 0  TXADD1  TXADD2  TXADD2  TXADD3  TXADD3  TXADD3  TXADD4  RW TXADD4  RW TXADD5  RW TXADD5  TXADD6  Enabled 1  TXAD TXADD4  TXAD TXADD4  TXAD TXADD4  TXAD TXADD5  TXAD TXADD5  TXAD TXAD TXAD TXAD TXAD TXAD TXAD TXAD										
7 Disabled 0 Disabled Enabled 1 Enabled  I RW TXADD0 TxAdd for device address 0 J RW TXADD1 TxAdd for device address 1 K RW TXADD2 TxAdd for device address 2 L RW TXADD3 TxAdd for device address 3 M RW TXADD4 TxAdd for device address 3 M RW TXADD4 TxAdd for device address 4 N RW TXADD5 TxAdd for device address 5 O RW TXADD6	ы	D\A/	ENIA7	Ellableu	1					
Enabled 1 Enabled  I RW TXADD0 TXAdd for device address 0  J RW TXADD1 TXAdd for device address 1  K RW TXADD2 TXAdd for device address 2  L RW TXADD3 TXAdd for device address 3  M RW TXADD4 TXADD4 TXADD4  N RW TXADD5 TXAdd for device address 5  O RW TXADD6 TXAD6	П	KVV	ENA/							
I RW TXADD0 TxAdd for device address 0 J RW TXADD1 TxAdd for device address 1 K RW TXADD2 TxAdd for device address 2 L RW TXADD3 TxAdd for device address 3 M RW TXADD4 TxAdd for device address 4 N RW TXADD5 TxAdd for device address 5 O RW TXADD6 TxAdd for device address 6				Disabled	0					Disabled
J     RW     TXADD1     TXAdd for device address 1       K     RW     TXADD2     TXAdd for device address 2       L     RW     TXADD3     TXAdd for device address 3       M     RW     TXADD4     TXAdd for device address 4       N     RW     TXADD5     TXAdd for device address 5       O     RW     TXADD6     TXAdd for device address 6				Enabled	1					Enabled
K     RW     TXADD2     TXAdd for device address 2       L     RW     TXADD3     TXAdd for device address 3       M     RW     TXADD4     TXADd for device address 4       N     RW     TXADD5     TXAdd for device address 5       O     RW     TXADD6     TXAdd for device address 6	I									TxAdd for device address 0
L     RW     TXADD3     TXAdd for device address 3       M     RW     TXADD4     TXAdd for device address 4       N     RW     TXADD5     TXAdd for device address 5       O     RW     TXADD6     TXAdd for device address 6	-									
M         RW         TXADD4         TxAdd for device address 4           N         RW         TXADD5         TxAdd for device address 5           O         RW         TXADD6         TxAdd for device address 6										
N         RW         TXADD5         TxAdd for device address 5           O         RW         TXADD6         TxAdd for device address 6										
O RW TXADD6 TxAdd for device address 6										
P RW TXADD7 TxAdd for device address 7										
	Р	RW	TXADD7							TxAdd for device address 7

### Table 134: OVERRIDE0

Bit number		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id		A A A A A A A A A A A A A A A A A A A
Reset		
ld RW Field	Value Id	Value Description
A RW OVERRIDEO		Trim value override register 0

#### Table 135: OVERRIDE1

Bit	number			31 3	0 2	9 28	27	26	25	24 2	23 2	2 21	. 20	19	18	<b>17</b> 1	l6 1	5 14	13	12 :	l1 1	9	8	7	6	5	4	3	2 1	. 0
Id				A A	A	Α	Α	Α	Α.	A A	\ A	A	Α	Α	Α.	A A	A A	Α	Α	A A	A A	Α	Α	Α	Α	Α	Α.	A A	A	Α
Res	et			0 0	0	0	0	0	0	0 0	0	0	0	0	0	0 (	0	0	0	0 (	0 (	0	0	0	0	0	0	0 0	0	0
Id	RW Field	١	/alue Id	Valu	e						es	cripti	ion																	
Α	RW OVE	RIDE1									Trir	n val	ue	over	ride	e reg	giste	er 1												



#### Table 136: OVERRIDE2

Bi	it nı	umbe	er		31	30	29	28	27	7 26	5 25	5 24	1 23	22	21	20	19	18	17	16	15	14	l 13	12	11	. 10	9	8	7	6	5	4	3	2	1	0
Id					Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۱ ۱	A A	A
R	eset	t			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0 (	)
Id		RW	Field	Value Id	Va	lue	:						De	escr	ipti	on																				
Α		RW	OVERRIDE2										Т	rim	val	ue c	ove	rrid	e re	egis	ter	2														

### Table 137: OVERRIDE3

Bit	numb	er		31 30 29 28 21	7 26 25 24	23 22 21 20	19 18 17	7 16 19	14 1	3 12 1	1 10	9	3 7	6	5	4 3	2	1 0
Id				A A A A A	AAA	A $A$ $A$	AAA	A A	A A	. A A	A	A A	Α	Α	Α	А А	Α	AA
Res	et			0 0 0 0 0	0 0 0	0 0 0 0	0 0 0	0 0	0 0	0 0	0	0 0	0	0	0	0 0	0	0 0
Id	RW	Field	Value Id	Value		Description												
Α	RW	OVERRIDE3				Trim value o	verride r	registe	· 3									

### Table 138: OVERRIDE4

Bit ı	numb	er		31 30	0 29	28	27	26	25	24	23 2	2 21	L 20	19	18	17	16	15 :	14 1	3 12	2 11	10	9	8	7	6 !	5 4	1 3	2	1	0
Id				В			Α	Α	Α.	A	A A	۱ A	Α	Α	Α	Α	Α	A	4 4	A	Α	Α	Α	A A	۱ ۸	A A	Α	Α	Α	Α.	Α
Res	et			0 0	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0 (	0	0	0	0	0	0 (	) (	0	0	0	0	0	0
Id	RW	Field	Value Id	Valu	е					- 1	Des	cript	ion	ı																	
Α	RW	OVERRIDE4									Trir	n val	lue	ove	rrid	le re	gis	ter 4	ļ												
В	RW	ENABLE									Ena	ble o	or c	lisab	le (	over	rid	e of	def	ault '	trim	val	ues								
			Disabled	0							Disa	able																			
			Enabled	1							Ena	ble																			

#### Table 139: POWER

Bit r	umbe	er		31 3	0 29	28	27	26	25 2	24 :	23 2	22 2	21 2	20 :	19 1	8 1	l <b>7</b> 1	6 1	5 14	13	12	11 :	10	9	8	7	6	5	4	3 :	2 :	1 0 A
Res				0 0		0	0	0	0 (						0 0	0	0	0	0	0	0	0 (	0 (	) (	0 (	) (	0	) (	) (	0	0	1
Id	RW	Field	Value Id	Valu	e					١	Des	crip	otio	n																		
A	RW	POWER									be the	rese n b	et to ack	o it on	s ini aga	tial iin.	sta	te b		peri witcl					_							
			Disabled	0							Per	iph	era	l is	pov	vere	ed c	ff														
			Enabled	1							Per	iph	era	l is	pov	vere	ed c	n														



# 18 Timer/counter (TIMER)




Figure 30: Block schematic for timer/counter

# 18.1 Functional description

The TIMER can operate in two modes, Timer mode and Counter mode. In both modes the TIMER is started by triggering the START task, and stopped by triggering the STOP task. After the timer is stopped the timer can resume timing/counting by triggering the START task again. When timing/counting is resumed the timer will continue from the value it had prior to being stopped.

If the timer does not need to be able to resume timing/counting after a STOP the SHUTDOWN task could be used instead of or following the STOP task.

When the timer is shut down the internal core of the timer, as illustrated in *Figure 30: Block schematic for timer/counter* on page 99, is switched off. To reach lowest power consumption in system ON mode the timer must be shut down. The startup time from shutdown state may be longer compared to starting the timer from the stopped state. See *Power management (POWER)* on page 42 for more information about power modes. See product specification for more information about startup times and power consumption.

In Timer mode, the TIMER's internal Counter register is incremented by one for every tick of the timer frequency f<sub>TIMER</sub> as illustrated in *Figure 30: Block schematic for timer/counter* on page 99. The timer frequency is derived from PCLK16M as described in *Equation 1* using the values specified in the PRESCALER register:

```
f_{\text{TIMER}} = 16 \text{ MHz} / (2^{\text{PRESCALER}})
```

When  $f_{TIMER} \le 1$  MHz the TIMER will use PCLK1M instead of PCLK16M for reduced power consumption.



In counter mode, the TIMER's internal Counter register is incremented by one each time the COUNT task is triggered, that is, the timer frequency and the prescaler are not utilized in counter mode. Similarly, the COUNT task has no effect in Timer mode.

The TIMER's maximum value is configured by changing the bit-width of the timer in the BITMODE register. For details on which bitmodes are supporting which timers see the device product specification.

The PRESCALER register and the BITMODE register must only be updated when the timer is stopped. If these registers are updated while the TIMER is started then this may result in unpredictable behavior.

When the timer is incremented beyond its maximum value the Counter register will overflow and the TIMER will automatically start over from zero.

The Counter register can be cleared, that is, its internal value set to zero explicitly, by triggering the CLEAR task.

The TIMER implements multiple capture/compare registers, see the product specification for more information on how many capture/compare registers that are supported in the chip.

#### **18.1.1 Capture**

The TIMER implements one capture task for every available capture/compare register. Every time the CAPTURE[n] task is triggered the Counter value is copied to the CC[n] register.

#### **18.1.2 Compare**

The TIMER implements one COMPARE event for every available capture/compare register. A COMPARE event is generated when the Counter is incremented and then becomes equal to the value specified in one of the capture compare registers. When the Counter value becomes equal to the value specified in a capture compare register CC[n], the corresponding compare event COMPARE[n] is generated. The amount of compare registers per TIMER instantiation is defined in the Product Specification.

BITMODE specifies how many bits of the Counter register and the capture/compare register that are used when the comparison is performed. Other bits will be ignored.

#### 18.1.3 Task delays

The CLEAR task, COUNT task and the STOP task will guarantee to take effect within one clock cycle of the PCLK16M. Depending on sub-power mode, the START task may require longer time to take effect, see product specification for more information. See *POWER* chapter for more information about sub-power modes.

# 18.1.4 Task priority

If the START task and the STOP task are triggered at the same time, that is, within the same period of PCLK16M, the STOP task will be prioritized.

# **18.2 Register Overview**

Table 140: Instances

Base address	Peripheral	Instance	Description
0x40008000	TIMER	TIMER0	Timer/Counter
0x40009000	TIMER	TIMER1	Timer/Counter
0x4000A000	TIMER	TIMER2	Timer/Counter

**Table 141: Register Overview** 

Register	Offset	Description
Tasks		·
START	0x000	Start Timer
STOP	0x004	Stop Timer
COUNT	0x008	Increment Timer (Counter mode only)
CLEAR	0x00C	Clear time
SHUTDOWN	0x010	Shut down timer
CAPTURE[0]	0x040	Capture Timer value to CC[0] register
CAPTURE[1]	0x044	Capture Timer value to CC[1] register
CAPTURE[2]	0x048	Capture Timer value to CC[2] register
CAPTURE[3]	0x04C	Capture Timer value to CC[3] register



Register	Offset	Description
Events		
COMPARE[0]	0x140	Compare event on CC[0] match
COMPARE[1]	0x144	Compare event on CC[1] match
COMPARE[2]	0x148	Compare event on CC[2] match
COMPARE[3]	0x14C	Compare event on CC[3] match
Registers		
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
MODE	0x504	Timer mode selection
BITMODE	0x508	Configure the number of bits used by the TIMER
PRESCALER	0x510	Timer prescaler register
CC[0]	0x540	Capture/Compare register 0
CC[1]	0x544	Capture/Compare register 1
CC[2]	0x548	Capture/Compare register 2
CC[3]	0x54C	Capture/Compare register 3

# 18.3 Register Details

# Table 142: SHORTS

Rit n	umbe	ar .		31 3	n 20	2 20	27 2	06.2	E 2/	1 22	22.2	21 2	)n 1	0 19	Q 1	7 1	: 11	5 1,	1 1:	2 12	11	10	۵	Q	7	6	<b>-</b>	1 2	2	1	0
Id	ullibe	EI		31 3	U Z:	20	2, 2	20 2	5 24	. 23	22 2	21 2	.0 1	9 10	о 1	, 1,	, 1.	<b>5</b> 10	• 13	, 12		. 10	Н	ě	′	0	3	4 3 D		В	^
Rese	+			0 0	٥	0	n 1	۰ ،	n	n	0 0	٠ ،	٠ ،	٥	n	٥	٥	٥	٥	٥	'n	'n		0	n	0 (				0	
Id		Field	Value Id	Valu	ے		•	, ,	٠	_	scrip		n U	ŭ	ŭ	ŭ	Ů	ŭ	ŭ	ŭ	Ü	Ů	Ŭ	Ŭ	٠	•	•	, ,	ŭ	ŭ	Ü
A		COMPAREO CLEAR	value la	vulu	•						ortc			eer	n (۲	21/1	DΔF	RFIC	)1 ev	/ent	an	d C	IFΔ	R ta	sk						
,,		CONTINUES_CEE/III	Disabled	0							sable					,,,,,	, .,	LL	, .	, С 111	u	u C	-L/ (	,, ,,	J.						
			Enabled	1							nable																				
В	RW	COMPARE1 CLEAR	Enablea	•							ortc				n Co	าก	PΔF	RF[1	1 ev	/ent	an	d C	ΙFΑ	R ta	ısk						
_		0011117111121_0227111	Disabled	0							sable								, .												
			Enabled	1							nable																				
С	RW	COMPARE2 CLEAR								Sh	ortc	ut b	etw	eer	n Co	эм	PAF	RE[2	l ev	/ent	an	d C	LEA	R ta	sk						
		_	Disabled	0							sable																				
			Enabled	1						En	nable	sh	ortc	ut																	
D	RW	COMPARE3_CLEAR								Sh	ortc	ut b	etw	eer	n Co	ЭМ	PAF	RE[3	] ev	/ent	an	d C	LEA	R ta	ısk						
		_	Disabled	0						Di	sable	e sh	orto	ut																	
			Enabled	1						En	nable	sh	ortc	ut																	
G	RW	COMPAREO_STOP								Sh	ortc	ut b	etw	eer	n C	ЭМ	PAF	RE[C	] ev	/ent	an	d <b>5</b>	TOP	tas	k						
			Disabled	0						Di	sable	e sh	orto	ut																	
			Enabled	1						En	nable	sh	ortc	ut																	
Н	RW	COMPARE1_STOP									ortc				n Co	)M	PAF	RE[1	] ev	/ent	an	d <b>5</b> 7	ГОР	tas	k						
			Disabled	0							sable																				
			Enabled	1							nable																				
I	RW	COMPARE2_STOP									ortc				n Co	ЭМ	PAF	RE[2	) ev	/ent	an	d <b>5</b> 7	ГОР	tas	k						
			Disabled	0							sable																				
			Enabled	1							nable																				
J	RW	COMPARE3_STOP	51.11.1	_							ortc				n Co	ואוכ	PAF	KE[3	J ev	/ent	an	d 5	I OP	tas	K						
			Disabled	0							sable																				
			Enabled	1						En	nable	sh	ortc	ut																	

#### **Table 143: INTENSET**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Note: Write '0'	has no effect. When read this r	egister will return the	value	of INT	EN.																		
Bit ı	umb	er		31 30 29 28 2	7 26 2	25 24 2	23 22 2	1 20	0 19	18	17 1	16 15	5 14	13	12	11 1	10 9	8 (	7	6	5	4	3	2 :	1 0
Id									D	С	B /	١													
Res	et			0 0 0 0 0	0 0	0 (	0 0	0	0	0	0 0	0	0	0	0 (	) (	0 0	0	0	0	0	0	0 (	0	0
Id	RW	Field	Value Id	Value			Descript	tion	1																
Α	RW	COMPARE0					Write ':	1' tc	Ena	ble	inte	rrup	t or	СО	MP	ARE,	[0] e	ven	t.						
			Enabled	1			Enable																		
В	RW	COMPARE1					Write ':	1' tc	Ena	ble	inte	rrup	t or	CO	MPA	ARE,	[1] e	ven	t.						
			Enabled	1			Enable																		
С	RW	COMPARE2					Write ':	1' tc	Ena	ble	inte	rrup	t or	CO	MP	ARE,	[2] e	ven	t.						
			Enabled	1			Enable																		
D	RW	COMPARE3					Write ':	1' tc	Ena	ble	inte	rrup	t or	CO	MPA	ARE,	[3] e	ven	t.						
			Enabled	1			Enable																		

#### **Table 144: INTENCLR**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Note: Write 0	has no effect. When read this registe	: will re	tur	n tr	ie v	alue	9 01	TIIN	ILEIN																							
Bit n	umbe	er		31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	5 1	4 1:	3 12	2 1:	1 10	9	8	7	6	5	4	3	2	1	0
Id															D	С	В	Α																
Rese	t			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value							Des	cri	ptic	n																				
Α	RW	COMPARE0									Wr	ite	'1'	to	Cle	ar i	nte	rru	pt	on	co	MP	4RE	[0]	eve	nt.								
			Disabled	1							Dis	ab	le																					
В	RW	COMPARE1									Wr	ite	'1'	to	Cle	ar i	nte	rru	pt	on	CO	MP	4RE	[1]	eve	nt.								
			Disabled	1							Dis	ab	le																					
С	RW	COMPARE2									Wr	ite	'1'	to	Cle	ar i	nte	rru	pt	on	co	MP	4RE	[2]	eve	nt.								



 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$ 

Bit	numb	er		31 30 2	9 2	8 27	<b>2</b> 6	25	24	23	22 2	21 2	0 1	9 18	3 17	16	15	14	13 :	12 1	1 10	9	8	7	6	5	4	3	2	1 0
Id													D	C	В	Α														
Res	et			0 0 0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value						Des	crip	tio	1																	
			Disabled	1						Dis	abl	е																		
D	RW	COMPARE3								Wı	ite	'1' t	o Cl	ear	inte	erru	pt c	n C	ОМ	PAR	[3]	eve	nt.							
			Disabled	1						Dis	abl	е																		

#### Table 145: MODE

Bit	nur	nbe	r		31 30	29	28	27	26	25	24	23	22 2	21 2	0 19	18	17	16	15	14	13	12	11 :	LO	9 8	3	7 6	5 5	4	3	2	1 0
Id																																Α
Res	et				0 0	0	0	0	0 (	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0 0
Id	R	W	Field	Value Id	Value	9						Des	scrip	tior	1																	
Α	R	W	MODE									Tir	ner	mod	le																	
				Timer	0							Se	lect '	Tim	er n	nod	е															
				Counter	1							Se	lect	Cou	ntei	mo	ode															

#### **Table 146: BITMODE**

Bit i	umbe	er		31 30	29	28 2	27 20	6 25	24	23	22 2	21 2	20 1	19 :	18 :	17 :	L6 1	15 1	L4 1	3 1	2 1:	1 10	9	8	7	6	5	4	3		1 0 A A
Res	et			0 0	0	0 0	0	0	0	0	0 0	0 (	) (	0 (	) (	0 (	) (	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0 (
Id	RW	Field	Value Id	Value						Des	crip	otio	n																		
Α	RW	BITMODE								Tir	ner	bit	wid	lth																	
			16Bit	0						16	bit	tim	er b	oit v	vid	th															
			08Bit	1						8 b	it ti	ime	r bi	t w	idtł	า															
			24Bit	2						24	bit	tim	er b	oit v	vid	th															
			32Bit	3						32	bit	tim	er b	oit v	vid	th															

### **Table 147: PRESCALER**

Bit number		31 30 29 28 2	7 26 25 24 23 22 21 20 19 18	3 17 16 15 14 13 :	12 11 10 9	376	5 4 3 2 1 0
Id							AAAA
Reset		0 0 0 0 0	000000000	0 0 0 0 0	0 0 0 0	0 0 0	0 0 1 0 0
Id RW Field	Value Id	Value	Description				
A RW PRESCALE	R	[09]	Prescaler value				

# **Table 148: CC[n]**

Bit ı	number		31	30 2	29	28	27	26	25	24	23	22	21	20 1	19 1	L8 1	7 1	6 1	5 14	1 13	12	11	10	9	8	7	6	5	4	3 2	2 :	1 0
Id			Α	A	Α.	Α	Α	Α	Α	Α	Α	A	Α.	A A	۱ ۸	A A	\ A	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α.	A A	A A	A
Res	et		0	0 (	0	0	0	0	0	0	0	0 (	0	0 0	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0 (
Id	RW Field	Value Id	Va	ue							De	scrip	otic	n																		
Α	RW CC										Ca	ptu	re/	Com	ıpaı	re v	alu	9														

Only the number of bits indicated by BITMODE will be used by the TIMFR



# 19 Real Time Counter (RTC)




Figure 31: RTC block schematic

# 19.1 Functional description

The RTC is a 24 bit low-frequency clock with frequency prescaling and tick, compare, and overflow events.

#### 19.1.1 Clock source

The RTC will run off the LFCLK, see *Clock management (CLOCK)* on page 51 for more information about clock sources. The COUNTER resolution will therefore be  $30.517 \, \mu s$ . The RTC is able to run while the HFCLK is OFF and PCLK16M is not available.

#### 19.1.2 Resolution versus overflow and the PRESCALER

Counter increment frequency:

```
f_{RTC} [kHz] = 32.768 / (PRESCALER + 1 )
```

The PRESCALER register is read/write when the RTC is stopped. The RESCALER register is read-only once the RTC is STARTed. Writing to the RESCALER register when the RTC is started has no effect.

The PRESCALER is restarted on START, CLEAR and TRIGOVRFLW, that is, the prescaler value is latched to an internal register (<<PRESC>>) on these tasks.

#### Examples:

1. Desired COUNTER frequency 100 Hz (10 ms counter period)

PRESCALER = round(32.768 kHz / 100 Hz) - 1 = 327

 $f_{RTC} = 99.9 \text{ Hz}$ 

10009.576 µs counter period

2. Desired COUNTER frequency 8 Hz (125 ms counter period)

PRESCALER = round (32.768 kHz / 8 Hz) - 1 = 4095

 $f_{RTC} = 8 Hz$ 

125 ms counter period



Table 149: RTC resolution versus overflow

Prescaler	Counter resolution	Overflow
0	30.517 μs	512 seconds
2 <sup>8</sup> -1	7812.5 μs	131072 seconds
2 <sup>12</sup> -1	125 ms	582.542 hours

### 19.1.3 The COUNTER register

The COUNTER increments on LFCLK when the internal PRESCALER register (<<PRESC>>) is 0x00. The internal <<PRESC>> register is reloaded from the PRESCALER register. If enabled, the TICK event occurs on each increment of the COUNTER. The TICK event can be disabled.




Figure 32: Timing diagram - COUNTER\_PRESCALER\_0




Figure 33: Timing diagram - COUNTER\_PRESCALER\_1

#### 19.1.4 Overflow features

The TRIGOVRFLW task sets the COUNTER value to 0xFFFFF0 to allow SW test of the overflow condition. OVRFLW occurs when COUNTER overflows from 0xFFFFFF to 0x0000000.

#### Note:

The OVRFLW event is disabled by default.

#### 19.1.5 The TICK event

The TICK event enables low power RTOS implementation as it optionally provides a regular interrupt source for a RTOS without the need to use the ARM® SysTick feature. Using the RTC TICK event rather than the SysTick allows the CPU to be powered down while still keeping RTOS scheduling active.

Note: The TICK event is disabled by default.

#### 19.1.6 Event Control feature

To optimize RTC power consumption, events in the RTC can be individually disabled to prevent PCLK16M and HFCLK being requested when those events are triggered. This is managed using the EVTEN register.

For example, if the TICK event is not required for an application, this event should be disabled as it is frequently occurring and may raise power consumption if HFCLK otherwise could be powered down for long durations.

This means that the RTC implements a slightly different task and event system compared to the standard system described in *Figure 6: Tasks, events, shortcuts, and interrupts* on page 37. The RTC's task and event system is illustrated in *Figure 34: Tasks, events and interrupts in the RTC* on page 105.






Figure 34: Tasks, events and interrupts in the RTC

# 19.1.7 Compare feature

There are three supported compare registers and one optional. See product specification for details on available compare registers.

When setting a compare register, the following behavior of the RTC compare event should be noted:

• If a CC register value is 0 when a CLEAR task is set, this will not trigger a COMPARE event.




Figure 35: Timing diagram - COMPARE\_CLEAR

• If a CC register is N and the COUNTER value is N when the START task is set, this will not trigger a COMPARE event.






Figure 36: Timing diagram - COMPARE\_START

• COMPARE occurs when a CC register is N and the COUNTER value transitions from N-1 to N.




Figure 37: Timing diagram - COMPARE

• If the COUNTER is N, writing N+2 to a CC register is guaranteed to trigger a COMPARE event at N+2.




Figure 38: Timing diagram - COMPARE\_N+2

• If the COUNTER is N, writing N or N+1 to a CC register may not trigger a COMPARE event.




Figure 39: Timing diagram - COMPARE\_N+1

• If the COUNTER is N and the current CC register value is N+1 or N+2 when a new CC value is written, a match may trigger on the previous CC value before the new value takes effect. If the current CC value greater than N+2 when the new value is written, there will be no event due to the old value.






Figure 40: Timing diagram - COMPARE\_N-1

### 19.1.8 TASK and EVENT jitter/delay

The source of jitter or delay in the RTC is due to the peripheral clock being a low frequency clock (LFCLK) which is not synchronous to the faster PCLK16M. Registers in the peripheral interface, part of the PCLK16M domain, have a set of mirrored registers in the LFCLK domain. For example, the COUNTER value accessible from the CPU is in the PCLK16M domain and is latched on read from an internal register called COUNTER in the LFCLK domain. COUNTER is the register which is actually modified each time the RTC ticks. These registers must be synchronised between clock domains (PCLK16M and LFCLK).

The following is a summary of the jitter introduced on tasks and events. Figures illustrating jitter follow.

Table 150: RTC jitter magnitudes on tasks

Task	Delay
CLEAR, STOP, START, TRIGOVRFLOW	+15 to 46 μs
Table 151: RTC jitter magnitudes on events	

Operation/Function	Jitter	
START to COUNTER increment	+/- 15 μs	
COMPARE to COMPARE <sup>6</sup>	+/- 62.5 ns	

1. CLEAR and STOP (and TRIGOVRFLW; not shown) will be delayed as long as it takes for the peripheral to clock a falling edge and rising of the LFCLK. This is between 15.2585  $\mu$ s and 45.7755  $\mu$ s – rounded to 15  $\mu$ s and 46  $\mu$ s for the remainder of the section.




Figure 41: Timing diagram - DELAY\_CLEAR

Note: 32.768 kHz clock jitter is additional to the above provided numbers.

<sup>&</sup>lt;sup>6</sup> Assumes RTC runs continuously between these events.






Figure 42: Timing diagram - DELAY\_STOP

2. The START task will start the RTC. The first increment of COUNTER (and instance of TICK event) will be after 30.5  $\mu$ s +/-15  $\mu$ s, again because at least 1 falling edge must occur after the START TASK before the rising edge causes events and COUNTER increment. The figures show the smallest and largest delays to on the START task which appears as a +/-15  $\mu$ s jitter on the first COUNTER increment.




Figure 43: Timing diagram - JITTER\_START-




Figure 44: Timing diagram - JITTER\_START+

### 19.1.9 Reading the COUNTER register

To read the COUNTER register, the internal <<COUNTER>> value is sampled. To ensure <<COUNTER>> is safely sampled (considering a LFCLK transition may occur during a read), the CPU and core memory bus are halted for 3 cycles by lowering the core PREADY signal. The Read takes the CPU 2 cycles in addition resulting in the COUNTER register read taking a fixed five PCLK16M clock cycles.




Figure 45: Timing diagram - COUNTER\_READ



## **19.2 Register Overview**

#### Table 152: Instances

Base address	Peripheral	Instance	Description
0x4000B000	RTC	RTC0	
0x40011000	RTC	RTC1	

#### **Table 153: Register Overview**

Register	Offset	Description
Tasks		
START	0x000	Start RTC COUNTER
STOP	0x004	Stop RTC COUNTER
CLEAR	0x008	Clear RTC COUNTER
TRIGOVRFLW	0x00C	Set COUNTER to 0xFFFFF0
Events		
TICK	0x100	Event on COUNTER increment
OVRFLW	0x104	Event on COUNTER overflow
COMPARE[0]	0x140	Compare event on CC[0] match
COMPARE[1]	0x144	Compare event on CC[1] match
COMPARE[2]	0x148	Compare event on CC[2] match
COMPARE[3]	0x14C	Compare event on CC[3] match
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
EVTEN	0x340	Enable or disable event routing
EVTENSET	0x344	Enable event routing
<b>EVTENCLR</b>	0x348	Disable event routing
COUNTER	0x504	Current COUNTER value
PRESCALER	0x508	12 bit prescaler for COUNTER frequency (32768/(PRESCALER+1)). Must be written when RTC is
		stopped
CC[0]	0x540	Compare register 0
CC[1]	0x544	Compare register 1
CC[2]	0x548	Compare register 2
CC[3]	0x54C	Compare register 3

## 19.3 Register Details

#### Table 154: INTEN

Bit i	numbe	er		31	30	29	28	27	26	25	24	23 2	22 :	21 2				17 : D (		15	14	13 :	12 :	11 1	10 9	9 8	3 7	6	5	4	3	2 I	1 0 B A
Res	et			0	0	0	0	0	0	0	0	0 (	) (	0 (	0	) (	) (	) (	) (	) (	)	) (	) (	0 (	0	0	0	0	0	0	0	0 (	0 0
Id	RW	Field	Value Id	Va	lue							Des	crip	otio	n																		
Α	RW	TICK										Ena	able	e or	disa	able	e in	ter	rup	t oı	า <i>TI</i>	CK (	eve	nt									
			Disabled	0								Dis	abl	e																			
			Enabled	1								Ena	able	•																			
В	RW	OVRFLW										Ena	able	e or	disa	able	e in	ter	rup	t oı	1 <i>O</i>	VRF	LW	ev/	ent								
			Disabled	0								Dis	abl	e																			
			Enabled	1								Ena	able	٩																			
С	RW	COMPARE0										Ena	able	or	disa	able	e in	ter	rup	t oı	ı C	)M	PAF	RE[C	] ev	ent	:						
			Disabled	0								Dis	abl	e																			
			Enabled	1								Ena	able	9																			
D	RW	COMPARE1										Ena	able	e or	disa	able	e in	ter	rup	t oı	ı C	)M	PAI	RE[1	] ev	ent	:						
			Disabled	0								Dis	abl	e																			
			Enabled	1								Ena	able	9																			
E	RW	COMPARE2										Ena	able	e or	disa	able	e in	ter	rup	t oı	ı C	)M	PAI	RE[2	] ev	ent	:						
			Disabled	0								Dis	abl	e																			
			Enabled	1								Ena	able	9																			
F	RW	COMPARE3													disa	able	e in	ter	rup	t oı	ı C	OM	PAI	RE[3	] ev	ent							
			Disabled	0								Dis	abl	e																			
			Enabled	1								Ena	able	9																			

#### **Table 155: INTENSET**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Note: Write o	nas no circot. Which read this rebi	ister will retain the value of invier.
Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				F E D C B A
Res	et			$ \begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0$
Id	RW	Field	Value Id	Value Description
Α	RW	TICK		Write '1' to Enable interrupt on TICK event.
			Enabled	1 Enable
В	RW	OVRFLW		Write '1' to Enable interrupt on OVRFLW event.



**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

		TIOLOT TITLE O HOSTIO C	0																													
Bit r	numbe	er		31	1 30	29	28	27	26 2	5 2	4 23	22	21 :	20	19	18	17	16	15 :	L4 1	3 1	2 1	1 10	9	8	7	6	5	4	32	. 1	. 0
Id															F	E	D	С													В	Α
Res	et			0	0	0	0	0	0 0	0	0	0	0 (	0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0 (	0 0	0	0	0
Id	RW	Field	Value Id	Va	alue	•					De	escri	iptio	n																		
			Enabled	1							Е	nabl	le																			
С	RW	COMPARE0									٧	/rite	'1' t	to E	Ena	ble	inte	erru	pt (	on (	ON	1PA	RE[O	] ev	ent							
			Enabled	1							Е	nabl	le																			
D	RW	COMPARE1									V	/rite	e '1' t	to E	Ena	ble	inte	erru	pt o	on (	ON	1PA	RE[1	] ev	ent							
			Enabled	1							Е	nabl	le																			
E	RW	COMPARE2									٧	/rite	'1' t	to E	Ena	ble	inte	erru	pt (	on (	ON	1PA	RE[2	] ev	ent							
			Enabled	1							Е	nabl	le																			
F	RW	COMPARE3									V	/rite	'1' t	to E	Ena	ble	inte	erru	pt (	on (	ON	1PA	RE[3	] ev	ent							
			Enabled	1							Е	nabl	le																			

#### Table 156: INTENCLR

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit ı	umbe	er	Ü	31	1 30 :	29	28 2	7 2	6 25	24	23 2	2 21	1 20	19	18	<b>17</b> 1	L6 1	5 14	l 13	12 :	11 1	9	8	7	6	5	4	3 :	2 1	L 0
Id																D (													В	Α
Res	et			0	0 (	0	0 0	0	0	0	0 0	0	0	0	0	0 (	0	0	0	0 (	0 (	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Va	alue						Desc	ript	ion																	
Α	RW	TICK									Writ	te '1	' to	Clea	ar ir	iteri	upt	on i	TICK	eve	nt.									
			Disabled	1							Disa	ble																		
В	RW	OVRFLW									Writ	te '1	' to	Clea	ar ir	iteri	upt	on (	OVR	FLW	eve	nt.								
			Disabled	1							Disa	ble																		
C	RW	COMPARE0		31 30 29 28 27 26 25  0 0 0 0 0 0 0 0  Value  1  1  1  1								te '1	' to	Clea	ar ir	iteri	upt	on (	CON	PAR	E[0]	eve	nt.							
			Disabled	1							Disa	ble																		
D	RW	COMPARE1									Writ	te '1	' to	Clea	ar ir	iteri	upt	on (	CON	PAR	E[1]	eve	nt.							
			Disabled	1							Disa	ble																		
Ε	RW	COMPARE2									Writ	te '1	' to	Clea	ar ir	iteri	upt	on (	CON	PAR	E[2]	eve	nt.							
			Disabled	1							Disa	ble																		
F	RW	COMPARE3									Writ	te '1	' to	Clea	ar ir	iteri	upt	on (	COM	PAR	E[3]	eve	nt.							
			Disabled	1							Disa	ble																		

#### Table 157: EVTEN

Bit I	numbe	er		31	30 2	29 2	28 2	7 2	6 2!	5 24	4 23	3 22	21			18 E			15	14	13 :	12 1	1 10	0 9	8	7	6	5	4	3 2	В	0 A
Res	et			0	0 (	) (	0 0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0 0	0	0	0
Id	RW	Field	Value Id	Val	ue						De	escri	iptio	n																		
Α	RW	TICK									Е	nab	le or	dis	sab	ole e	eve	nt r	out	ing	on 7	TICK	eve	nt								
			Disabled	0							D	isab	le																			
			Enabled	1							Е	nab	le																			
В	RW	OVRFLW									Е	nab	le or	dis	sab	ole e	eve	nt r	out	ing	on (	OVR	FLW	eve eve	ent							
			Disabled	0							D	isab	le																			
			Enabled	1							Е	nab	le																			
С	RW	COMPARE0									Е	nab	le or	dis	sab	ole e	eve	nt r	out	ing	on (	CON	1PAF	RE[O	] ev	ent						
			Disabled	0							D	isab	le																			
			Enabled	1							Е	nab	le																			
D	RW	COMPARE1									Е	nab	le or	dis	sab	ole e	eve	nt r	out	ing	on (	CON	1PAF	RE[1	] ev	ent						
			Disabled	0							D	isab	le																			
			Enabled	1							Е	nab	le																			
Ε	RW	COMPARE2									Е	nab	le or	dis	sab	ole e	eve	nt r	out	ing	on (	CON	1PAF	RE[2	] ev	ent						
			Disabled	0							D	isab	le																			
			Enabled	1								nab																				
F	RW	COMPARE3									Е	nab	le or	dis	sab	ole e	eve	nt r	out	ing	on (	CON	1PAF	RE[3	] ev	ent						
			Disabled	0							D	isab	le																			
			Enabled	1							Е	nab	le																			

#### **Table 158: EVTENSET**

**Note:** Write '0' has no effect. When read this register will return the value of *EVTEN*.

		Note: Write o has no el	rect. when read this registe	i w	III re	lui	n un	e v	alue	OI L	= V I I	EIV.																			
Bit i	numbe	er		31	30	29	28	27	26 2	25 2	4 2	3 22	21	20 :	19 1	8 1	7 16	15	14 :	L3 1	.2 1	1 10	9	8	7	6	5	4	3 2	1	L O
Id														- 1	E	D	С													В	Α
Res	et			0	0	0	0	0	0 0	0 (	0	0	0 (	0 (	0 0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0 (	0	0
Id	RW	Field	Value Id	Va	lue						D	escri	ptio	n																	
Α	RW	TICK									١	<b>Nrite</b>	11'1	to E	nab	le e	ven	t roı	ıting	on	TIC	(eve	ent.								
			Enabled	1							E	Enabl	e																		
В	RW	OVRFLW									١	<b>Nrite</b>	11'1	to E	nab	le e	ven	t rou	ıting	on	OVE	RFLV	√ ev	ent							
			Enabled	1							Е	Enabl	e																		
С	RW	COMPARE0									١	<b>Nrite</b>	'1'	to E	nab	le e	ven	t rou	ıting	on	COI	ИΡА	RE[	0] e	ven	t.					
			Enabled	1							Е	Enabl	e																		
D	RW	COMPARE1									١	<b>Vrite</b>	1'1'	to E	nab	le e	ven	t rou	ıting	on	COI	ИΡА	RE[	<b>1]</b> e	ven	t.					
			Enabled	1							Е	Enabl	e																		
Ε	RW	COMPARE2									١	<b>Nrite</b>	11'1	to E	nab	le e	ven	t rou	ıting	on	COI	ИΡΑ	RE[.	<b>2]</b> e	ven	t.					
			Enabled	1							Е	Enabl	e																		
F	RW	COMPARE3									١	<b>N</b> rite	11'1	to E	nab	le e	ven	t rou	ıting	on	COI	ИΡА	RE[.	<b>3]</b> e	ven	t.					
			Enabled	1							E	Enabl	e																		



#### **Table 159: EVTENCLR**

 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{EVTEN}.$ 

Bit	numb	er		31	30 2	9 28	27	26 2	5 2	4 23	22	21	20	19	18	17	16	15	14	13	12 :	11 1	09	8	7	6	5	4 3	3 2	1	0
Id														F	Ε	D	С													В	Α
Res	et			0	0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0 0	0	0	0
Id	RW	Field	Value Id	Val	ue					De	scri	iptic	on																		
Α	RW	TICK								W	rite	·11	to	Cle	ar e	eve	nt r	out	ing	on i	TICK	eve	nt.								
			Disabled	1						Di	sab	le																			
В	RW	OVRFLW								W	rite	e '1'	to	Cle	ar e	eve	nt r	out	ing	on (	OVR	FLW	eve /	ent.							
			Disabled	1						Di	sab	le																			
C	RW	COMPARE0								W	rite	· '1'	to	Cle	ar e	eve	nt r	out	ing	on (	CON	1PAF	RE[O	] ev	ent.						
			Disabled	1						Di	sab	le																			
D	RW	COMPARE1								W	rite	· 1'	to	Cle	ar e	eve	nt r	out	ing	on (	CON	1PAF	RE[1	] ev	ent.						
			Disabled	1						Di	sab	le																			
Ε	RW	COMPARE2								W	rite	· '1'	to	Cle	ar e	eve	nt r	out	ing	on (	CON	1PAF	RE[2	] ev	ent.						
			Disabled	1						Di	sab	le																			
F	RW	COMPARE3								W	rite	e '1'	to	Cle	ar e	eve	nt r	out	ing	on (	CON	1PAF	RE[3	] ev	ent.						
			Disabled	1						Di	sab	le																			

#### **Table 160: COUNTER**

Bit	numb	er		31 30 2	9 28 2	27 2	6 25	24	23	22	21	20 1	19 1	8 17	7 16	5 15	14	13 :	12 1	1 10	9	8	7	6	5 4	1 3	2	1 (	)
Id									Α	Α	Α	A 4	4 4	A	Α	Α	Α	A	4 A	Α	Α	Α.	Α.	A A	A A	Α	Α	A A	L
Res	et			0 0 0	0 (	0	0	0	0	0	0	0 0	) (	0	0	0	0	0 (	0 0	0	0	0	0	0 (	0 (	0	0	0 0	
Id	RW	Field	Value Id	Value					De	scri	ptic	on																	ı
Α	R	COUNTER							Cc	ount	er	valu	e																_

#### **Table 161: PRESCALER**

Bit	numb	er		31	. 30	29	28	27	26	25 2	24 2	23 2	22 2	1 2	0 19	9 18	3 17	16	15	14	13 :	12 11	l 10	9	8	7	6	5	4	3	2	1 0
Id																						Α	Α	Α	Α	Α	Α	Α	Α	A A	A /	А А
Res	et			0	0	0	0	0	0 (	0 (	) (	) (	0 (	0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0 (	0 (	0 0
Id	RW	Field	Value Id	Va	lue						- 1	Des	crip	tior	1																	
Α	RW	PRESCALER										Pre	scal	er١	alu	е																

### Table 162: CC[n]

Bit	numb	er		31	30	29	28	27	26	25	24	23	22	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id												Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	A A	١,	А А
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	) C	0 0
Id	RW	Field	Value Id	Va	lue							D	esci	ript	ion																			
Α	RW	COMPARE										С	om	par	e v	alue	j																	



## 20 Watchdog timer (WDT)

### 20.1 Functional description

The watchdog is implemented as a down-counter that generates a TIMEOUT event when it wraps over after counting down to 0. The watchdog timer is started by triggering the START task, whereupon the watchdog counter is loaded with the value specified in the CRV register. This counter is also reloaded with the value specified in the CRV register when a reload request is granted.

The watchdog's timeout period is given by:

```
timeout [s] = ( CRV + 1 ) / 32768
```

When started, the watchdog will automatically force the 32.768 kHz RC oscillator on as long as no other 32.768 kHz clock source is running and generating the 32.768 kHz system clock, see *CLOCK* chapter.

#### 20.1.1 Reload criteria

The watchdog has 8 separate reload request registers which shall be used to request the watchdog to reload its counter with the value specified in the CRV register. To reload the watchdog counter, the special value 0x6E524635 needs to be written to all enabled reload registers. One or more RR registers can be individually enabled through the RREN register.

#### 20.1.2 Temporarily pausing the watchdog

By default the watchdog will be active counting down the down-counter while the CPU is sleeping and when it is halted by the debugger. It is however possible to configure the watchdog to automatically pause while the CPU is sleeping as well as when it is halted by the debugger.

#### 20.1.3 Watchdog reset

A TIMEOUT event will automatically lead to a watchdog reset equivalent to a system reset, see *POWER chapter* for more information about reset sources. If the watchdog is configured to generate an interrupt on the TIMEOUT event, the watchdog reset will be postponed with two 32.768 kHz clock cycles after the TIMEOUT event has been generated. Once the TIMEOUT event has been generated, the impending watchdog reset will always be effectuated.

The watchdog must be configured before it is started. After it is started, the watchdog's configuration registers, which comprises registers CRV, RREN, and CONFIG, will be blocked for further configuration.

The watchdog is reset when the device is put into System OFF mode. The watchdog is also reset when the whole system is reset, except for when the system is reset through a soft reset, see *POWER chapter* for more information about reset types.

When the device starts running again, after a reset, or waking up from OFF mode, the watchdog configuration registers will be available for configuration again.

### 20.2 Register Overview

#### Table 163: Instances

Base address	Peripheral	Instance	Description
0x40010000	WDT	WDT	Watchdog Timer

#### **Table 164: Register Overview**

Register	Offset	Description
Tasks		



Register	Offset	Description
START	0x000	Start the watchdog
Events		
TIMEOUT	0x100	Watchdog timeout
Registers		
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RUNSTATUS	0x400	Run status
REQSTATUS	0x404	Request status
CRV	0x504	Counter reload value
RREN	0x508	Enable register for reload request registers
CONFIG	0x50C	Configuration register
RR[0]	0x600	Reload request 0
RR[1]	0x604	Reload request 1
RR[2]	0x608	Reload request 2
RR[3]	0x60C	Reload request 3
RR[4]	0x610	Reload request 4
RR[5]	0x614	Reload request 5
RR[6]	0x618	Reload request 6
RR[7]	0x61C	Reload request 7

## 20.3 Register Details

#### **Table 165: INTENSET**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

			e o mas no emeca vinem read amo registe							٠.																							
Bit	numb	er		31	30	29	28	27	26	25	24	23	22 2	1 2	0 1	9 1	8 1	7 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
Id																																	Α
Re	set			0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0 (
Id	RW	Field	Value Id	Va	lue							Des	crip	tio	n																		
Α	RW	TIMEOUT										W	rite '	1' t	o Er	nab	le ir	iter	rup	t or	1 <i>TII</i>	ИЕС	וטכ	eve	ent.								
			Enabled	1								En	able																				

#### **Table 166: INTENCLR**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit	numb	er		31 30 29	28 27 20	5 25 2	4 23 2	2 21	20 1	9 18 1	7 16	15 1	4 13	12 1	1 10	9	8 7	6	5	4 3	2	1 0
Id																						Α
Res	et			0 0 0	0 0 0	0 0	0 0	0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0	0 0	0 0	0	0 0
Id	RW	Field	Value Id	Value			Desc	ripti	on													
Α	RW	TIMEOUT					Wri	te '1	to Cl	ear int	errup	t on	TIM	OUT	ever	nt.						
			Disabled	1			Disa	ble														

#### **Table 167: RUNSTATUS**

t nun	mbe	r		31 3	30 2	9 2	8 2	7 2(	5 25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	' 6	5	4	3	2	1	0
																																	Α
eset				0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0 0	0	0	0	0	0	0 (	0
R	W	Field	Value Id	Valu	ue						De	scri	ptic	on																			
R	l .	RUNSTATUS									In	dica	ites	wł	neth	ıer	or r	ot	the	wa	tch	dog	is i	run	nin	3							
			NotRunning	0							W	atc	hdo	g n	ot r	uni	ning	3															
			Running	1							W	atc	hdo	g is	rui	nniı	ng																
ı	l eset I R	l eset I RW	eset I RW Field	eset  RW Field Value Id  R RUNSTATUS  NotRunning													Seset	Seset	Seset		Seset		Seset	Seset			Seset						

#### **Table 168: REQSTATUS**

Bit i Id Res	numb et	er		31 0	30 2	29 :	28 2 0     0	7 2	26 2	25 2	24 2	23 22 ) 0	2 21	20	19 0	18 0	17 0	16	15 : 0 (	14 1	3 1	2 1: 0	l 10 0	9	8	7 H (	6 ! G F		4 3 D	2 C 0	1 B 0	0 A 1
Id	RW	Field	Value Id	Va	lue						0	Desci	ripti	on																		
Α	R	RR0										Requ	uest	sta	tus	for	RR[	0] r	egis	ter												
			DisabledOrRequested	0								RR[0	] re	gist	er is	s no	t er	abl	ed,	or a	ire a	alre	ady	req	uest	ing	relo	ad				
			EnabledAndUnrequested	1								RR[0	] re	gist	er is	s er	able	ed,	and	are	no	t ye	t red	ques	sting	rel	oad					
В	R	RR1										Requ	uest	sta	tus	for	RR[	1] r	egis	ter												
			DisabledOrRequested	0								RR[1	] re	gist	er is	s no	t er	abl	ed,	or a	ire a	alre	ady	req	uest	ing	relo	ad				
			EnabledAndUnrequested	1								RR[1	] re	gist	er is	s er	able	ed,	and	are	no	t ye	t red	ques	sting	rel	oad					
С	R	RR2										Requ					-	-	_													
			DisabledOrRequested	0								RR[2																				
			EnabledAndUnrequested	1								RR[2		_							no	t ye	t rec	lues	sting	rel	oad					
D	R	RR3										Requ					-	•	_													
			DisabledOrRequested	0								RR[3		_												_						
			EnabledAndUnrequested	1								RR[3	- '	_							no	t ye	t rec	lues	sting	rel	oad					
Е	R	RR4		_								Requ					-	•	_													
			DisabledOrRequested	0								RR[4		_												_						
	_		EnabledAndUnrequested	1								RR[4		_							no	t ye	t rec	lues	sting	rel	oad					
F	R	RR5		_								Requ					-	•	_													
			DisabledOrRequested	0								RR[5	- '	_												_						
			EnabledAndUnrequested	1								RR[5		_							no.	t ye	t rec	lues	sting	rel	oad					
G	R	RR6										Requ	uest	sta	tus	for	RR[	6] r	egis	ter												



Bi Id	numb	er		31 3	0 29	28 2	27 26	25	24 2	23 2	2 21	20	19 1	L8 17	7 16	15 1	4 13	12 :	11 1	9					1 3 D			
Re	set			0 0	0	0 (	0 0	0	0 (	0 0	0	0	0 0	0 (	0	0 0	0	0 (	0 0	0	0	0 (	0 (	0 0	0	0	0	1
Id	RW	Field	Value Id	Valu	e				- 1	Desc	ripti	on																
			DisabledOrRequested	0						RR[6	6] re	giste	er is	not e	enab	led, d	or ar	e alr	eady	req	uest	ing	relo	oad				
			EnabledAndUnrequested	1						RR[6	6] re	giste	er is	enab	oled,	and	are r	not y	et re	que	sting	rel	oac	ı				
Н	R	RR7								Req	uest	stat	tus f	or RF	R[7]	regist	er											
			DisabledOrRequested	0						RR[7	7] re	giste	er is	not e	enab	led, o	or ar	e alr	eady	req	uest	ing	relo	oad				
			EnabledAndUnrequested	1						RR[7	7] re	giste	er is	enat	oled,	and	are r	not y	et re	que	sting	rel	oac	1				

#### Table 169: CRV

Bit number		31 30 29	28	27 2	26 2	25 2	24 :	23 2	22 2	21 2	20 1	9 1	B 17	<b>1</b> 6	15	14	13 :	2 1	1 10	9	8	7	6	5	4 3	3 2	1	0
Id		A A A	A	A A	A /	A A	4	Α /	A A	۹ ۱	A A	Α	Α	Α	Α	Α.	A A	<b>A</b> A	A	Α	Α	Α	Α	A	A A	Α	Α	Α
Reset		1 1 1	1 :	1 1	1 1	1 1	1 :	1 :	1 :	L 1	1	1	1	1	1	1	1 :	1	. 1	1	1	1	1	1	1 1	1	1	1
Id RW Fie	Value Id	Value					- 1	Des	crip	tio	n																	
A RW CR		[0x00000	000F.	0xl	FFFI	FFF		Co		er r	eloa	d va	alue	in r	num	ber	of o	ycle	es of	the	32.	.768	3 kH	z				

#### Table 170: RREN

Bit I	numb	er		31 3	0 29	9 28	27 :	26 2	5 24	1 23	22 2	21 2	0 19	18	<b>17</b> 1	L6 1	5 1	4 13	3 12	11	10	9	8	7 (	6 5 2 E	4	3 D	2	1 0 3 A
Res	o.t			0 0	۸	^	n 1	n n	۸	^		٠ ،	0	^		) (	٠ ،	0	^	0	0 (		0 0			0			) 1
Id		Field	Value Id	Valu		Ŭ	•		Ů		scrip			•	•	•	, ,	ŭ	ŭ	ŭ	•			ď	·	ŭ	Ů	•	_
A	RW	RRO	10.00.10		•								disab	le R	R[0]	re	oiste	r											
, ,			Disabled	0									[0] re				5.50												
			Enabled	1									0] re																
В	RW	RR1											disab			re	giste	er											
			Disabled	0									[1] re			-	,												
			Enabled	1									1] re	_															
С	RW	RR2								En	nable	or	disab	le R	R[2]	re	giste	er											
			Disabled	0									[2] re																
			Enabled	1						En	nable	RR	2] re	gist	er														
D	RW	RR3								En	nable	or	disab	le R	R[3]	re	giste	er											
			Disabled	0						Di	isable	e RR	[3] re	egis	ter														
			Enabled	1						En	nable	RR[	3] re	gist	er														
E	RW	RR4								En	nable	or	disab	le R	R[4]	re	giste	er											
			Disabled	0						Di	isable	e RR	[4] re	egis	ter														
			Enabled	1						En	nable	RR[	4] re	gist	er														
F	RW	RR5											disab			re	giste	er											
			Disabled	0						Di	isable	e RR	[5] re	egis	ter														
			Enabled	1									[5] re																
G	RW	RR6											disab			re	giste	er											
			Disabled	0									[6] re	_															
			Enabled	1									6] re																
Н	RW	RR7											disab			re	giste	er											
			Disabled	0									[7] re																
			Enabled	1						En	nable	RR[	7] re	gist	er														

### Table 171: CONFIG


Bit Id	numbe	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 C A
Res	et			$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
Id	RW	Field	Value Id	Value Description
Α	RW	SLEEP		Configure the watchdog to either be paused, or kept running, while the CPU is sleeping
			Pause	O Pause watchdog while the CPU is sleeping
			Run	1 Keep the watchdog running while the CPU is sleeping
С	RW	HALT		Configure the watchdog to either be paused, or kept running, while the CPU is halted by the debugger
			Pause	0 Pause watchdog while the CPU is halted by the debugger
			Run	1 Keep the watchdog running while the CPU is halted by the debugger

## **Table 172: RR[n]**

Bit	numb	er		31	30	29	28	27	26	25	5 24	42	32	2 2	1 2	20 1	۱9	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α		\ A		4 /	١.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
Res	et			0	0	0	0	0	0	0	0	0	0	0	(	) (	)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Val	lue							D	es	crip	tio	n																				
Α	RW	RR										F	Relo	oad	re	que	st	reg	iste	er																
			Reload	0x6	5E5	246	35					١	/alı	ue t	o r	equ	ıes	t a	rel	oac	lof	the	e w	atcl	hdo	og ti	ime	r								



## 21 Random Number Generator (RNG)



**Figure 46: Random Number Generator** 

### 21.1 Functional description

The Random Number Generator (RNG) generates true non-deterministic random numbers based on internal thermal noise.

The RNG is started by triggering the START task and stopped by triggering the STOP task. When started, new random numbers are generated continuously and written to the VALUE register when ready. A VALRDY event is generated for every new random number that is written to the VALUE register. This means that after a VALRDY event is generated the CPU has the time until the next VALRDY event to read out the random number from the VALUE register before it is overwritten by a new random number.

#### 21.1.1 Digital error correction

A digital corrector algorithm is employed on the internal bit stream to remove any bias toward '1' or '0'. The bits are then queued into an 8 bit register for parallel readout from the VALUE register.

It is possible to disable the bias in the CONFIG register. This offers a substantial speed advantage, but may result in a statistical distribution that is not perfectly uniform.

#### 21.1.2 Speed

The time needed to generate one random byte of data is unpredictable, and may vary from one byte to the next, see product specification for more information. This is especially true when digital error correction is enabled.

## 21.2 Register Overview

Table 173: Instances

Base address	Peripheral	Instance	Description
0x4000D000	RNG	RNG	Random Number Generator

**Table 174: Register Overview** 

Register	Offset	Description
Tasks		
START	0x000	Task starting the random number generator
STOP	0x004	Task stopping the random number generator
Events		
VALRDY	0x100	Event being generated for every new random number written to the VALUE register
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
CONFIG	0x504	Configuration register
VALUE	0x508	Output random number



## 21.3 Register Details

#### Table 175: SHORTS

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				A
Res	set			$ \begin{smallmatrix} & & & & & & & & & & & & & & & & & & $
Id	RW	Field	Value Id	Value Description
Α	RW	VALRDY_STOP		Shortcut between VALRDY event and STOP task
			Disabled	0 Disable shortcut
			Enabled	1 Enable shortcut

#### **Table 176: INTEN**

Bit	numk	er		31 30	29	28	27	26	25	24	23	22	21 2	<b>20</b> 1	9 1	8 1	7 1	5 15	14	13	12	11 1	.0 9	9 8	7	6	5	4	3	2	1 0
Id																															Α
Res	et			0 0	0	0	0	0	0	0	0	0 (	0 (	0 (	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (	0 0
Id	RW	Field	Value Id	Value							De	scrip	otio	n																	
Α	RW	VALRDY									Er	able	e or	dis	able	int	erri	ıpt (	on l	/ALI	RDY	eve	nt								
			Disabled	0							Di	sabl	e																		
			Enabled	1							Er	able	•																		

#### **Table 177: INTENSET**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit	numb	er		31 30 2	9 28	27 2	6 2	5 24	23	22 2	1 2	0 19	18	17	16 1	5 14	13	12 1	1 10	9	8	7	6	5	4 3	2	1	0
Id																												Α
Res	et			0 0 0	0	0 0	0	0	0	0 0	0	0	0	0	0 0	0	0	0 0	0 (	0	0	0	0	0 (	0 (	0	0	0
Id	RW	Field	Value Id	Value					De	scrip	tio	n																
Α	RW	VALRDY							W	rite '	1' t	o En	able	int	erru	ot oi	า <i>VA</i>	LRDY	eve ′	nt.								
			Enabled	1					En	able																		

#### **Table 178: INTENCLR**

 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$ 

Bit number		31 30 3	29 28 27 :	26 25 2	24 23 2	2 21 2	0 19	18 1	7 16 1	5 14	13 1	2 11 :	10 9	8	7	6	5 4	1 3	2	1 0
Id																				Α
Reset		0 0 (	0 0 0	0 0 0	0 0	0 0	0	0 0	0 0	0	0 0	0 (	0 0	0	0	0	0 0	0	0	0 0
Id RW	ield Value Id	Value			Des	ription	1													
A RW	/ALRDY				Wri	te '1' to	o Clea	ar inte	errupt	on V	ALRD	Y eve	nt.							
	Disabled	1			Disa	able														

#### **Table 179: CONFIG**

Bit	nu	mbe	er		31 30	29	28	27	26	25	24	23 2	22 2	1 2	0 19	18	17	16	15	14	<b>13</b> 1	12 1	1 1	0 9	8	7	6	5	4	3	2	1	0
Id																																	Α
Res	et				0 0	0	0	0	0 (	0	0	0 (	0 0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0 (	0	0
Id	F	RW	Field	Value Id	Value							Des	crip	tior	1																		
Α	F	RW	DERCEN									Dig	ital	erro	or co	rre	ctio	n															_
				Disabled	0							Dis	able	d																			
				Enabled	1							Ena	ble	d																			

#### Table 180: VALUE

Bit	numb	er		31 30 2	9 28 2	7 26	25	24 2	23 2	2 21	. 20	19 :	18 1	7 16	15	14 1	3 12	2 11	10	9	8 7	6	5	4	3 2	2 1	0
Id																					Α	Α	Α	Α.	A A	Α	Α
Res	et			0 0 0	0 0	0	0	0 0	0	0	0	0 (	0 0	0	0	0 (	0	0	0	0 (	0 0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value					Desc	ript	ion																
Α	R	VALUE		[0255]					Gen	erat	ed r	and	om i	num	ber												



## 22 Temperature sensor (TEMP)

### 22.1 Functional description

The temperature sensor measures the silicon die temperature.

The TEMP is started by triggering the START task. When the temperature measurement is completed, a DATARDY event will be generated and the result of the measurement can be read from the TEMP register

In order to be accurate, the measurement has to be performed while the HFCLK crystal oscillator is selected as clock source, see *CLOCK* for more information.

When the temperature measurement is completed, the TEMP analog electronics power down to save power.

The TEMP only supports one-shot operation, meaning that every TEMP measurement has to be explicitly started using the START task.

## 22.2 Register Overview

#### Table 181: Instances

Base address	Peripheral	Instance	Description
0x4000C000	TEMP	TEMP	Temperature Sensor

#### **Table 182: Register Overview**

Register	Offset	Description
Tasks		
START	0x000	Start temperature measurement
STOP	0x004	Stop temperature measurement
Events		
DATARDY	0x100	Temperature measurement complete, data ready
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
TEMP	0x508	Temperature in °C

## 22.3 Register Details

#### Table 183: INTEN

Bit	numb	er		31 30	29	28	27	26	25	24	23	22 :	21 2	20 1	L9 1	8 1	7 1	6 1	5 14	13	12	11 1	0 9	9 8	7	6	5	4	3	2	1 0
Id																															Α
Res	et			0 0	0	0	0	0	0	0	0	0 (	0 (	) (	) (	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (	0 0
Id	RW	Field	Value Id	Value							De	scrip	otio	n																	
Α	RW	DATARDY									En	able	e or	dis	able	e int	err	upt	on	DAT	ARL	Y ev	ent								
			Disabled	0							Di	sabl	e																		
			Enabled	1							En	able	9																		

#### **Table 184: INTENSET**

Note: Write '0' has no effect. When read this register will return the value of INTEN	٧.
---	----

Bit r	numb	er		31 30 29	9 28 2	27 26	25	24	23 2	2 21	20	19	18 1	7 16	5 15	14	13 1	2 11	10	9	8	7 6	5 5	4	3	2	1 0
Id																											Α
Res	et			0 0 0	0 (	0 0	0	0	0 0	0	0	0	0 0	0	0	0	0 0	0	0	0 (	0 0	0	0	0	0	0 (	0 (
Id	RW	Field	Value Id	Value					Desc	ript	ion																
Α	RW	DATARDY							Writ	te '1	' to	Ena	ble ir	nter	rupt	on	DAT	4RD	<b>Y</b> ev	ent.							
			Enabled	1					Enal	ble																	



#### **Table 185: INTENCLR**

 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$ 

Bit	numb	er		31 30 2	9 28	27 2	6 25	24	23 2	22 2	1 20	19	18 1	7 16	5 15	14	13 1	2 11	10	9	8 7	6	5	4	3	2 :	1 0
Id																											Α
Res	et			0 0 0	0	0 0	0	0	0 0	0 0	0	0	0 0	0	0	0	0 0	0	0	0 (	0 (	0	0	0	0 (	0	0
Id	RW	Field	Value Id	Value					Des	cript	tion																
Α	RW	DATARDY							Wr	ite ':	l' to	Cle	ar int	erru	pt c	n D	ATAI	RDY	even	ıt.							
			Disabled	1					Dis	able																	

#### Table 186: TEMP

Bit	numb	er		31	30	29	28	27	26	25	24	23	22 :	21	20 1	19 :	18 1	7 1	6 15	5 14	13	12	11	10	9	8	7 6	5 5	4	3	2	1 0	ı
Id				Α	Α.	Α	Α	Α	Α	Α	Α	Α	A	Α.	A A	4 /	A A	A	Α	Α	Α	Α	Α.	A A	۱ ۱	A A	Α	Α	Α	Α	Α.	А А	1
Res	et			0	0	0	0	0	0	0	0	0	0 (	0	0 (	) (	0 0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0 0	ı
Id	RW	Field	Value Id	Va	lue							Des	scrip	otic	n																		ı
Α	R	TEMP										Te	mpe	era	ture	in	°C																ī

Temperature in °C Result of temperature measurement. Die temperature in °C, 2's complement format, 0.25 °C

Decision point: DATARDY



## 23 AES Electronic Codebook mode encryption (ECB)

## 23.1 Functional description

AES ECB is a single AES block encrypt hardware module.

**AES ECB features:** 

- 128 bit AES encryption
- Supports standard AES ECB block encryption
- Memory pointer support
- · DMA data transfer

AES ECB performs a 128 bit AES block encrypt. At the STARTECB task, data and key is loaded into the algorithm by EasyDMA. When output data has been written back to memory, the ENDECB event is triggered.

AES ECB can be stopped by triggering the STOPECB task.

#### 23.1.1 EasyDMA

The ECB implements an EasyDMA mechanism for reading and writing to the RAM. This DMA cannot access the program memory or any other parts of the memory area except RAM.

If the ECBDATAPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 15 for more information about the different memory regions.

The EasyDMA will have finished accessing the RAM when the ENDECB or ERRORECB is generated.

#### 23.1.2 ECB Data Structure

Input to the block encrypt and output from the block encrypt are stored in the same data structure. ECBDATAPTR should point to this data structure before STARTECB is initiated.

Table 187: ECB data structure overview

Property	Address offset	Description
KEY	0	16 byte AES key
CLEARTEXT	16	16 byte AES cleartext input block
CIPHERTEXT	32	16 byte AES ciphertext output block

#### 23.1.3 Shared resources

The ECB, CCM, and AAR share the same AES module. The ECB will always have lowest priority and if there is a sharing conflict during encryption, the ECB operation will be aborted and an ERRORECB event will be generated.

## 23.2 Register Overview

#### **Table 188: Instances**

Base address	Peripheral	Instance	Description
0x4000E000	ECB	ECB	AES ECB Mode Encryption

#### **Table 189: Register Overview**

Register	Offset	Description
Tasks		
STARTECB	0x000	Start ECB block encrypt
STOPECB	0x004	Abort a possible executing ECB operation
Events		
ENDECB	0x100	ECB block encrypt complete
ERRORECB	0x104	ECB block encrypt aborted because of a STOPECB task or due to an error
Registers		
INTENSET	0x304	Enable interrupt



Register	Offset	Description
INTENCLR	0x308	Disable interrupt
<b>ECBDATAPTR</b>	0x504	ECB block encrypt memory pointers

## 23.3 Register Details

#### **Table 190: INTENSET**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit r	numbe	er		31 3	0 29	28	27	26 2	25 2	24 2	3 2	2 2	1 20	19	18	17	16	15 :	L4 1	3 12	2 11	10	9	8	7	6	5	4 3	3 2	1	. 0
Id																														В	Α
Res	et			0 0	0	0	0	0 (	0 0	0 (	0	0	0	0	0	0	0	0 (	0 (	0	0	0	0	0 (	) (	0	) (	0 0	0	0	0
Id	RW	Field	Value Id	Valu	е					D	esc	cript	tion																		
Α	RW	ENDECB								١	Wri	ite '1	l' to	Ena	able	inte	erru	upt (	on <i>E</i>	NDE	СВ	ever	nt.								
			Enabled	1						E	Ena	ble																			
В	RW	ERRORECB								١	Wri	ite '1	l' to	Ena	able	inte	erru	upt (	on E	RRO	REC	B e	ven	t.							
			Enabled	1						6	Ena	ble																			

#### Table 191: INTENCLR

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit r	umb	er		31	30 2	9 28	8 27	7 26	25	24	23	22 2	1 20	0 19	18	17	16	15 1	4 13	3 12	11 1	10 9	9 8	3 7	6	5	4	3	2	1 0
Id																													В	3 A
Rese	et			0 (	0	0	0	0	0	0	0	0 0	0	0	0	0	0 (	0 0	0	0	0 (	0	0	0	0	0	0	0 (	0 0	0
Id	RW	Field	Value Id	Val	ıe						Des	crip	tion																	
Α	RW	ENDECB									Wr	ite ':	1' tc	Cle	ar i	nter	rup	t on	ENL	DECE	eve	nt.								
			Disabled	1							Dis	able																		
В	RW	ERRORECB									Wr	ite ':	1' tc	Cle	ar i	nter	rup	t on	ERF	ORE	CB e	ven	it.							
			Disabled	1							Dis	able																		

#### **Table 192: ECBDATAPTR**

Bit	numbe	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12 :	11	0 9	8	7	6	5	4	3	2 :	1 0
Id				Α	Α	Α.	Α.	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A .	A A	۱ A	Α	Α	Α	Α	Α	Α	A	A A	A A
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 (	0	0 (
Id	RW	Field	Value Id	Val	ue							De	scri	ptic	on																		
Α	RW	ECBDATAPTR										Pc	int	er t	o t	he l	ECB	dat	ta s	truc	tur	e (s	ee 1	able	1 E	СВ	dat	a					

Pointer to the ECB data structure (see Table 1 ECB data structure)

structure overview)



## 24 AES CCM Mode Encryption (CCM)

### 24.1 Functional description

The AES CCM supports three operations: key-stream generation, packet encryption, and packet decryption. All these operations are done in compliance with the *Bluetooth* specification<sup>7</sup>. A new key-stream must be generated before a new packet encryption or packet decryption operation can be started.

A key-stream is generated by triggering the KSGEN task. An ENDKSGEN event will be generated when the new key-stream has been generated. The key-stream will be stored in the AES CCM's temporary memory area, specified by the SCRATCHPTR, where it will be used in subsequent encryption and decryption operations.

Encryption is started by triggering the CRYPT task with the MODE register set to ENCRYPTION. Similarly, decryption is started by triggering the same task with MODE set to DECRYPTION. An ENDCRYPT event will be generated when packet encryption is completed as well as when packet decryption is completed, see *Figure 47: Key-stream generation followed by encryption or decryption. The shortcut is optional.* on page 121.




Figure 47: Key-stream generation followed by encryption or decryption. The shortcut is optional.

Key-stream generation, packet encryption, and packet decryption operations utilize the configuration specified in the data structure pointed to by the CNFPTR pointer. It is necessary to configure this pointer and its underlying data structure, and the MODE register before the KSGEN task is triggered. It is also necessary to configure the INPTR pointer and the OUTPTR pointer before the CRYPT task is triggered.

If a shortcut is used between ENDKSGEN event and CRYPT task, the INPTR pointer and the OUTPTR pointer must be configured before the KSGEN task is triggered.

#### 24.1.1 Encryption

During packet encryption the AES CCM will read the unencrypted packet located in RAM at the address specified in the INPTR pointer, encrypt the packet and append a four byte long Message Integrity Check (MIC) field to the packet. The AES CCM will also modify the length field of the packet to adjust for the appended MIC field, that is, add four bytes to the length, and store the resulting packet back into RAM at the address specified in the OUTPTR pointer, see *Figure 48: Encryption* on page 121.

Empty packets (length field is set to 0) will not be encrypted but instead moved unmodified through the AES CCM.

The AES CCM is limited to read maximum 27 bytes of the unencrypted payload (PL) regardless of what is specified in the length field of the unencrypted packet.




Figure 48: Encryption

Bluetooth AES CCM 128 bit block encryption, see Bluetooth Core specification Version 4.0.



#### 24.1.2 Decryption

During packet decryption the AES CCM will read the encrypted packet located in RAM at the address specified in the INPTR pointer, decrypt the packet, authenticate the packet's MIC field and generate the appropriate MIC status. The AES CCM will also modify the length field of the packet to adjust for the MIC field, that is, subtract four bytes from the length, and then store the decrypted packet back into RAM at the address pointed to by the OUTPTR pointer, see *Figure 49: Decryption* on page 122.

The CCM is only able to decrypt packets that are at least 5 bytes long, that is, 1 byte encrypted payload (EPL) and 4 bytes of MIC. The CCM will therefore generate a MIC error for packets where the length field is set to 1, 2, 3 or 4.

Empty packets (length field is set to 0) will not be decrypted but instead moved unmodified through the AES CCM, these packets will always pass the MIC check.

The AES CCM is limited to read maximum 27 bytes of the encrypted payload and four bytes of the MIC regardless of what is specified in the length field of the encrypted packet.




Figure 49: Decryption

#### 24.1.3 AES CCM and RADIO concurrent operation

The AES CCM is designed to run in parallel with the RADIO to enable on-the-fly encryption and decryption of RADIO packets without CPU involvement. To facilitate this, the RADIO has to be configured with the following settings:

**Table 193: Radio configuration settings** 

Radio parameter	Value	Description
PCNF0.S0LEN	1	Length of HEADER field in: Table 195: Data structure for unencrypted packet on page 124 and
		Table 196: Data structure for encrypted packet on page 124.
PCNF0.LFLEN	5	Length of LENGTH field in: Table 195: Data structure for unencrypted packet on page 124 and
		Table 196: Data structure for encrypted packet on page 124.
PCNF0.S1LEN	3	Length of the RFU field in: Table 195: Data structure for unencrypted packet on page 124 and
		Table 196: Data structure for encrypted packet on page 124. The combined length of LENGTH and
		RFU must be 8 bit always.
MODE	Ble_1Mbit	Data rate.
PCNF1.BALEN	3	Length of address (32 bit)
CRCCNF.LEN	3	Length of CRC (24 bit)

#### 24.1.4 Encrypting packets on-the-fly in radio transmit mode

When the AES CCM is encrypting a packet on-the-fly at the same time as the RADIO is transmitting it, the RADIO must read the encrypted packet from the same memory location as the AES CCM is writing to. The OUTPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 50: Configuration of on-the-fly encryption* on page 123.






Figure 50: Configuration of on-the-fly encryption

In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered, in addition the shortcut between the ENDKSGEN event and the CRYPT task must be enabled. This use-case is illustrated in *Figure 51: On-the-fly encryption using a PPI connection* on page 123 using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM.




Figure 51: On-the-fly encryption using a PPI connection

#### 24.1.5 Decrypting packets on-the-fly in radio receive mode

When the AES CCM is decrypting a packet on-the-fly at the same time as the RADIO is receiving it, the AES CCM must read the encrypted packet from the same memory location as the RADIO is writing to. The INPTR pointer in the AES CCM must therefore point to the same memory location as the PACKETPTR pointer in the RADIO, see *Figure 52*: *Configuration of on-the-fly decryption* on page 123.




Figure 52: Configuration of on-the-fly decryption



In order to match the RADIO's timing, the KSGEN task must be triggered no later than when the START task in the RADIO is triggered. In addition, the CRYPT task must be triggered no earlier than when the ADDRESS event is generated by the RADIO.

If the CRYPT task is triggered exactly at the same time as the ADDRESS event is generated by the RADIO, the AES CCM will guarantee that the decryption is completed no later than when the END event in the RADIO is generated.

This use-case is illustrated in *Figure 53: On-the-fly decryption using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM* on page 124 using a PPI connection between the ADDRESS event in the RADIO and the CRYPT task in the AES CCM. The KSGEN task is triggered from the READY event in the RADIO through a PPI connection.




Figure 53: On-the-fly decryption using a PPI connection between the READY event in the RADIO and the KSGEN task in the AES CCM

#### 24.1.6 CCM data structure

The CCM data structure specified in *Table 194: CCM data structure overview* on page 124 is located in RAM at the memory location specified by the CNFPTR pointer register.

Table 194: CCM data structure overview

Property	Address offset	Description
KEY	0	16 byte AES key
PKTCTR	16	Octet0 (LSO) of packet counter
	17	Octet1 of packet counter
	18	Octet2 of packet counter
	19	Octet3 of packet counter
	20	Bit 6 – Bit 0: Octet4 (7 most significant bits of packet counter, with Bit 6 being the most significant
		bit) Bit7: Ignored
	21	Ignored
	22	ignored
	23	Ignored
	24	Bit 0: Direction bit Bit 7 – Bit 1: Zero padded
IV	25	8 byte initialization vector (IV) Octet0 (LSO) of IV, Octet1 of IV, , Octet7 (MSO) of IV

The NONCE vector (as specified by the Bluetooth Core Specification) will be generated by hardware based on the information specified in the CNFPTR data structure from *Table 194: CCM data structure overview* on page 124.

Table 195: Data structure for unencrypted packet

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in unencrypted payload
RFU	2	Reserved Future Use
PAYLOAD	3	Unencrypted payload

Table 196: Data structure for encrypted packet

Property	Address offset	Description
HEADER	0	Packet Header
LENGTH	1	Number of bytes in encrypted payload including length of MIC
		<b>Note:</b> LENGTH will be 0 for empty packets since the MIC is not added to empty packets
RFU	2	Reserved Future Use
PAYLOAD	3	Encrypted payload



Property	Address offset	Description
MIC	3 + payload length	ENCRYPT: 4 bytes encrypted MIC

Note: MIC is not added to empty packets

#### 24.1.7 EasyDMA and ERROR event

The CCM implements an EasyDMA mechanism for reading and writing to the RAM.

In some scenarios where the CPU and other DMA enabled peripherals are accessing the RAM at the same time, the CCM DMA could experience some bus conflicts which may also result in an error during encryption. If this happens, the ERROR event will be generated.

The EasyDMA will have finished accessing the RAM when the ENDKSGEN and ENDCRYPT events are generated.

If the CNFPTR, SCRATCHPTR, INPTR and the OUTPTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 15 for more information about the different memory regions.

#### 24.1.8 Shared resources

The CCM shares registers and other resources with other peripherals that have the same ID as the CCM. The user must therefore disable all peripherals that have the same ID as the CCM before the CCM can be configured and used. Disabling a peripheral that have the same ID as the CCM will not reset any of the registers that are shared with the CCM. It is therefore important to configure all relevant CCM registers explicitly to secure that it operates correctly.

See the Instantiation table in Instantiation on page 17 for details on peripherals and their IDs.

### 24.2 Register Overview

#### Table 197: Instances

Base address	Peripheral	Instance	Description
0x4000F000	CCM	CCM	AES CCM Mode Encryption

#### **Table 198: Register Overview**

Register	Offset	Description
Tasks		
KSGEN	0x000	Start generation of key-stream. This operation will stop by itself when completed.
CRYPT	0x004	Start encryption/decryption. This operation will stop by itself when completed.
STOP	0x008	Stop encryption/decryption
Events		
ENDKSGEN	0x100	Key-stream generation complete
ENDCRYPT	0x104	Encrypt/decrypt complete
ERROR	0x108	CCM error event
Registers		
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
MICSTATUS	0x400	MIC check result
ENABLE	0x500	Enable
MODE	0x504	Operation mode
CNFPTR	0x508	Pointer to data structure holding AES key and NONCE vector
INPTR	0x50C	Input pointer
OUTPTR	0x510	Output pointer
SCRATCHPTR	0x514	Pointer to data area used for temporary storage

### 24.3 Register Details

#### Table 199: SHORTS

Bit	numb	er		31 30	29	28	27	26	25	24	23 2	2 21	1 20	19	18	3 17	16	15	14	13	12	11 :	10	9	8	7	6	5	4	3	2	1 0
Id																																Α
Res	et			0 0	0	0	0	0	0 (	0 (	0 0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0	) (	0	0	0	0	0	) (	0 0
Id	RW	Field	Value Id	Value						- 1	Desc	ript	ion																			
Α	RW	ENDKSGEN_CRYPT					Sho	rtcu	t be	etwe	een	E٨	DK	SGE	N e	ven	t ar	nd C	RYI	<b>Р</b> Т t	ask											
			Disabled	0							Disa	able	sho	rtcı	ut																	
			Enabled	1							Ena	ble s	shoi	rtcu	ıt																	



#### **Table 200: INTENSET**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit ı	numb	er		31 30 29 28 27 26 2										21 2	0 1	19 1	8 1	l7 1	6 1	5 1	4 1	3 1	2 1:	1 10	9	8	7	6	5	4	3	2	1 0
Id																															(	: E	3 A
Res	et			0	0	0	0 (	0	0 (	) (	0	0 (	0 (	0 0	(	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0 0
Id	RW	Field	Value Id	Va	lue							Des	cri	otio	n																		
Α	RW	ENDKSGEN										Wr	ite	'1' t	o E	nab	le i	nte	rrup	ot o	n E	ΝDΙ	(SG	EN e	evei	nt.							
			Enabled	1								Ena	able	9																			
В	RW	ENDCRYPT										Wr	ite	'1' t	o E	nab	le i	nte	rrup	ot o	n E	<b>VD</b>	CRY	PT e	ver	ıt.							
			Enabled	1								Ena	able	9																			
С	RW	ERROR										Wr	ite	'1' t	o E	nab	le i	nte	rrup	ot o	n E	RRC	)R e	ven	t.								
			Enabled	1								Ena	able	9																			

#### Table 201: INTENCLR

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		THE CONTROL OF THE CO																															
Bit r	umb	er		31	30 2	29 2	28 2	7 2	26 2	5 24	4 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id																																С	ВА
Rese	et			0	0 0	) (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0
Id	RW	Field	Value Id	Val	ue						D	escr	ipti	on																			
Α	RW	ENDKSGEN									١	Vrit	e '1'	' to	Cle	ar i	inte	erru	pt (	on <u>I</u>	NE	KS	GEI	۷ ev	vent	t.							
			Disabled	1							[	isal	ole																				
В	RW	ENDCRYPT									١	Vrit	e '1'	' to	Cle	ari	inte	erru	pt o	on L	NL	CR	YPT	ev	ent								
			Disabled	1							[	isal	ole																				
С	RW	ERROR									١	Vrite	e '1'	' to	Cle	ari	inte	erru	pt (	on L	RR	OR	eve	ent.									
			Disabled	1							[	isal	ole																				

#### **Table 202: MICSTATUS**

Bit r	umb	er		31 3	0 2	9 28	3 27	26	25	24	23 2	22 2	21 2	0 1	9 18	3 17	16	15	14 :	L3 1	2 11	. 10	9	8	7	6	5 4	4 3	2	1	0
Id																															Α
Res	et			0 0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0 (	0 0	0	0	0	0	0
Id	RW	Field	Value Id	Valu	e						Des	crip	tio	n																	
Α	R	MICSTATUS									The	e res	sult	of t	he I	MIC	che	eck p	oerf	orme	ed d	urin	g th	ie p	revi	ious					
											ded	ryp	tior	1 ор	era	tion															
			CheckFailed	0							MI	C ch	ieck	fail	ed																
			CheckPassed	1		MI	C ch	ieck	pas	sed	ł																				

#### Table 203: ENABLE

Bit	numl	oer		31 30 29 28 27 26 25								22 2	21 2	0 1	9 1	3 17	16	15	14	13	12 :	11 1	0 9	8	7	6	5	4	3	2 :	1 0
Id																														Α	AA
Res	et			0 0	0	0	0	0	0	0	0	0 0	) (	0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0 (	0 0	0 (
Id	RW	/ Field	Value Id	Value									tio	n																	
Α	RW	/ ENABLE									En	able	or	disa	ble	CCI	Л														
			Disabled	0								sable	9																		
			Enabled	2							En	able																			

#### Table 204: MODE

Bit	num	be	r		31 30	29	28	27	26	25	24	23	22 2	21 :	20 1	19 :	18 1	L <b>7</b> 1	L6 1	5 1	4 1:	3 12	11	10	9	8	7	6	5	4	3	2	1 0
Id																																	Α
Res	et				0 0	0	0	0	0	0	0	0	0 (	) (	0 0	) (	0 0	) (	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 1
Id	RW	V	Field	Value Id	Value	:						De	scrip	tio	n																		
Α	RW	/	MODE									Th	e m	ode	e of	ор	erat	ion	to	be ı	usec	ł											
				Encryption	0							ΑE	S CC	M	pac	ket	en	cry	otio	n m	ode												
				Decryption	1							ΑE	S CC	M	pac	ket	de	cry	otio	n m	ode												

#### **Table 205: CNFPTR**

Bit	numb	er		31 30	29	28	27	26	25	24 :	23 :	22 2	1 2	0 19	18	3 17	16	15	14	13	12	11 :	10	9	8	7	6 !	5 4	3	2	1	0
Id				А А	Α	Α	Α	Α.	Α.	A	Α,	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	4 /	Α /	A A	۱ 4	\ A	Α	Α	Α	Α.	Α
Res	et			0 0	0	0	0	0	0	0 (	0 (	0 0	0	0	0	0	0	0	0	0	0	0 (	) (	0 (	0 (	0	0	0	0	0	0	כ
Id	RW	Field	Value Id	Value						- 1	Des	crip	tior	1																		
Α	RW	CNFPTR		Pointer to the data structure holding the AES key and the CCM																												

NONCE vector (see Table 1 CCM data structure overview)

#### Table 206: INPTR

Bit nu	ımbe	r		31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12 :	11 1	.0	9	B 7	' 6	5	4	3	2	1 0
Id				А А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A	A A	١,	۱ ۸	A	Α	Α	Α	Α	Α.	AA
Reset				0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 0	) (	) (	0	0	0	0	0	0	0 0
Id I	RW	Field	Value Id	Value							De	scri	pti	on																		
Α	RW	INPTR									In	put	ро	inte	er																	



#### Table 207: OUTPTR

Bit number		31 30 2	9 28 27	26 25	24 23	22 21	20 1	9 18	17 1	6 15	14 13	3 12	11 10	9	8	7	5	4	3	21	0
Id		A A A	AA	A A	A A	A A	A A	A	A A	Α	A A	Α	А А	Α	Α.	A /	١A	Α	A 4	A	Α
Reset		0 0 0	0 0	0 0	0 0	0 0	0 0	0	0 0	0	0 0	0	0 0	0	0	0 0	0	0	0 0	0	0
ld RW Fi	eld Value Id	Value			De	escript	ion														
A RW O	JTPTR				0	utput	nointe	∍r													

#### **Table 208: SCRATCHPTR**

Bi	t numb	er		31 30 29 28 2	7 26 25 24	23 22 21 20 1	19 18 17 16 15	5 14 13 12 11 10 9	8 7 6 5 4 3 2 1	0
Id				A A A A A	AAA	AAAAA	A A A A	AAAAAA		Α
R	eset			0 0 0 0 0	0 0 0	0 0 0 0 0	0 0 0 0	0 0 0 0 0 0	0 0 0 0 0 0 0	0
Id	RW	Field	Value Id	Value		Description				
Α	RW	SCRATCHPTR				Pointer to a '	"scratch" data a	area used for tempora	ary storage	

Pointer to a "scratch" data area used for temporary storage during key-stream generation, MIC generation and encryption/decryption. The scratch area is used for temporary storage of data during key-stream generation and encryption. 16 + MAXPACKETSIZE number of bytes must be reserved in RAM for this area.



## 25 Accelerated Address Resolver (AAR)

### 25.1 Functional description

#### 25.1.1 Resolving a resolvable address

A private resolvable address shall be composed of 6 bytes as illustrated in *Figure 54: Resolvable address* on page 128




Figure 54: Resolvable address

To resolve an address the ADDRPTR pointer must point to the least significant byte (LSB) of the resolvable address offset by 3 bytes to accommodate the packet header. The resolver is started by triggering the START task. A RESOLVED event is generated when and if the AAR manages to resolve the address using one of the Identity Resolving Keys (IRK) found in the IRK data structure. The AAR will use the IRK specified in the register IRKO to IRK15 starting from IRKO. How many to be used is specified by the NIRK register. The AAR module will generate a NOTRESOLVED event if it is not able to resolve the address using the specified list of IRKs.

The AAR will go through the list of available IRKs in the IRK data structure and for each IRK try to resolve the address according to the Resolvable Private Address Resolution Procedure described in the *Bluetooth* Specification<sup>8</sup>. The time it takes to resolve an address may vary depending on where in the list the resolvable address is located. The resolution time will also be affected by RAM accesses performed by other peripherals and the CPU. See product specification for more information about resolution time.

The AAR will not distinguish between public and random addresses. The AAR will also not distinguish between static and private addresses, or between private resolvable and private non-resolvable addresses.

The AAR will stop as soon as it has managed to resolve the address, or after trying to resolve the address using NIRK number of IRKs from the IRK data structure. The AAR will generate an END event after it has stopped.




Figure 55: Address resolution with packet preloaded into RAM

# 25.1.2 Use case example for chaining RADIO packet reception with resolving addresses with the AAR

The AAR may be started as soon as the 6 bytes required by the AAR has been received by the RADIO and stored in RAM. The ADDRPTR pointer must point to the least significant byte of the resolvable address within the received packet offset by 3 bytes to accommodate the packet header.

<sup>&</sup>lt;sup>8</sup> Bluetooth Specification Version 4.0 [Vol 3] chapter 10.8.2.3.






Figure 56: Address resolution with packet loaded into RAM by the RADIO

#### 25.1.3 IRK data structure

The IRK data structure specified in *Table 209: IRK data structure overview* on page 129 is located in RAM at the memory location specified by the CNFPTR pointer register.

Table 209: IRK data structure overview

Property	Address offset	Description
IRK0	0	IRK number 0 (16 - byte)
IRK1	16	IRK number 0 (16 - byte)
••	÷	•
IRK15	240	IRK number 15 (16 - byte)

#### 25.1.4 EasyDMA

The AAR implements EasyDMA for reading and writing to the RAM. The EasyDMA will have finished accessing the RAM when the END, RESOLVED, and NOTRESOLVED events are generated.

If the IRKPTR, ADDRPTR and the SCRATCHPTR is not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 15 for more information about the different memory regions.

#### 25.1.5 Shared resources

The AAR shares registers and other resources with other peripherals that have the same ID as the AAR. The user must therefore disable all peripherals that have the same ID as the AAR before the AAR can be configured and used. Disabling a peripheral that have the same ID as the AAR will not reset any of the registers that are shared with the AAR. It is therefore important to configure all relevant AAR registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.

#### 25.1.6 Register Overview

Table 210: Instances

Base address	Peripheral	Instance	Description
0x4000F000	AAR	AAR	Accelerated Address Resolver

**Table 211: Register Overview** 

Register	Offset	Description
Tasks		
START	0x000	Start resolving addresses based on IRKs specified in the IRK data structure
STOP	0x008	Stop resolving addresses
Events		
END	0x100	Address resolution procedure complete
RESOLVED	0x104	Address resolved
NOTRESOLVED	0x108	Address not resolved
Registers		
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
STATUS	0x400	Resolution status
ENABLE	0x500	Enable AAR
NIRK	0x504	Number of IRKs



Register	Offset	Description
IRKPTR	0x508	Pointer to IRK data structure
ADDRPTR	0x510	Pointer to the resolvable address
SCRATCHPTR	0x514	Pointer to data area used for temporary storage

## 25.1.7 Register Details

#### **Table 212: INTENSET**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

			0																																
Bit r	numb	er		31 3	0 29	9 28	8 27	<b>2</b> 6	25	24	23	22	21	20	19	18	17	16	1	5 1	4 1	3 :	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																	С	В	Α
Res	et			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	) (	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Valu	e						De	scri	ptic	on																					
Α	RW	END									W	rite	'1'	to	Ena	able	e in	ter	rup	t o	n E	NL	e۱	/en	it.										
			Enabled	1							En	abl	e																						
В	RW	RESOLVED									W	rite	'1'	to	Ena	able	e in	ter	rup	t o	n R	ES	OL	VE	) e	ven	t.								
			Enabled	1							En	abl	e																						
С	RW	NOTRESOLVED									W	rite	'1'	to	Ena	able	e in	ter	rup	t o	n 🖊	10	TRE	SO	LV	ED (	eve	nt.							
			Enabled	1							En	abl	e																						

#### **Table 213: INTENCLR**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

Bit	numb	er		31 3	0 29	28	3 27	26	25 2	24 2	3 2	2 21	20	19	18	17	16	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1	0
Id																														С	В	A
Res	et			0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Valu	е					C	esc	ripti	on																			
Α	RW	END								1	Writ	te '1'	' to	Cle	ar i	nte	rru	pt o	n E	ND	eve	nt.										
			Disabled	1							Disa	ble																				
В	RW	RESOLVED								,	Writ	te '1'	'to	Cle	ar i	nte	rru	pt o	n R	ESC	LVE	D e	/ent									
			Disabled	1							Disa	ble																				
С	RW	NOTRESOLVED								1	Writ	te '1'	'to	Cle	ar i	nte	rru	pt o	n \Lambda	ЮТ	RES	OLV	D e	ver	ıt.							
			Disabled	1						- 1	Disa	ble																				

#### **Table 214: STATUS**

Bit	numb	er		31 30 2	9 28 2	7 26	25 2	4 23	22 2	1 20	19	18	17 1	6 15	14	13 1	.2 1:	1 10	9	8	7	6 5	4	3	2	1 0
Id																								Α	A	А А
Res	et			0 0 0	0 0	0	0 0	0	0 0	0	0	0 (	0 0	0	0	0 0	0	0	0	0 (	) (	0	0	0	0 (	0 0
Id	RW	Field	Value Id	Value				De	scrip	tion																
Α	R	STATUS		[015]				Th	ne IRk	(tha	at wa	as us	sed la	ast ti	me	an a	ddre	ess w	as r	eso	lved	1				

#### **Table 215: ENABLE**

Bit ı	numb	er		31 30	29	28	27 2	6 2	5 24	1 23	3 22	21 2	20 1	9 1	8 17	7 16	15	14	13	12 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																													1	A A
Res	et			0 0	0	0	0 0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (	0 (
Id	RW	Field	Value Id	Value						D	escri	otio	n																	
Α	RW	ENABLE								Е	nabl	e or	disa	ble	AΑ	R														
			Disabled	0						D	isabl	e																		
			Enabled	3						Е	nabl	9																		

#### Table 216: NIRK

Bit number		31 30 29 28 27	7 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A
Reset		0 0 0 0 0	$\begin{smallmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 $
ld RW Field	Value Id	Value	Description
A RW NIRK		[116]	Number of Identity root keys available in the IRK data structure

#### **Table 217: IRKPTR**

Bit ı	numb	er		31 3	0 29	28	27	26	25	24	23 2	22 2	1 2	0 19	18	17	16	15 1	4 1	3 12	11	10	9	8	7	6	5 4	1 3	2	1	0
Id				4 A	Α	Α	Α	Α	Α	Α	A	4 A	Α	Α	Α	Α.	A	A A	\ A	Α	Α	Α	Α	Α.	Α.	A A	A A	Α	Α	Α	Α
Res	et			0 0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0 (	0 0	0	0	0	0
Id	RW	Field	Value Id	0 0 0 0 0 0 Value									tior	1																	
Α	RW	IRKPTR									Poi	nter	to	the I	RK	data	str	ucti	ıre												

#### Table 218: ADDRPTR

Bi	it n	umb	er		31 30	29	28	27 2	26 2	25 2	4 2	3 2	2 21	L 20	19	18	17	16	15 :	14 1	3 1	2 11	10	9	8	7	6	5	4	3	2 1	. 0
ld					АА	Α.	Α.	A /	۱ ۸	A A	\ A	A	Α	Α	Α	Α	Α	A	A A	4 4	۱ A	Α	Α	Α	Α	Α	Α	Α	Α	A A	Α	Α
Re	ese	t			0 0	0	0	0 0	) (	0	0	0	0	0	0	0	0	0 (	0 (	0	0	0	0	0	0	0	0	0	0	0 0	0	0
Id		RW	Field	Value Id	Value						C	esc	ript	ion																		
-																							١.									

A RW ADDRPTR Pointer to the resolvable address (6-bytes)



#### **Table 219: SCRATCHPTR**

Bit number	31 30 29 28 27 26 25	5 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id	<b>A A A A A A</b>	
Reset	0 0 0 0 0 0 0	000000000000000000000000000000000000000
Id RW Field Value Id	Value	Description

A RW SCRATCHPTR

Pointer to a "scratch" data area used for temporary storage during resolution. A space of minimum 3 bytes must be reserved.



## 26 Serial Peripheral Interface (SPI) Master




Figure 57: SPI master

Note: RXD-1 and TXD+1 illustrate the double buffered version of RXD and TXD respectively.

### 26.1 Functional description

The SPI master as illustrated in *Figure 57: SPI master* on page 132 provides a simple CPU interface which includes a TXD register for sending data and an RXD register for receiving data. These registers are double buffered to enable some degree of uninterrupted data flow in and out of the SPI master. The SPI master does not implement support for chip select directly. Therefore, the CPU must use available GPIOs to select the correct slave and control this independently of the SPI master. The SPI master supports SPI modes 0 through 3.

Table 220: SPI modes

Mode	Clock polarity CPOL	Clock phase CPHA
SPI_MODE	0	0
SPI_MODE	0	1
SPI_MODE	1	0
SPI MODE	1	1

#### 26.1.1 SPI master mode pin configuration

The different signals SCK, MOSI, and MISO associated with the SPI master are mapped to physical pins according to the configuration specified in the PSELSCK, PSELMOSI, and PSELMISO registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated SPI master signal is not connected to any physical pin. The PSELSCK, PSELMOSI, and PSELMISO registers and their configurations are only used as long as the SPI master is enabled, and retained only as long as the device is in ON mode. PSELSCK, PSELMOSI, and PSELMISO must only be configured when the SPI master is disabled.

To secure correct behavior in the SPI, the pins used by the SPI must be configured in the GPIO peripheral as described in *Table 221: GPIO configuration* on page 133 prior to enabling the SPI. The SCK must always be connected to a pin, and that pin's input buffer must always be connected for the SPI to work. This configuration must be retained in the GPIO for the selected IOs as long as the SPI is enabled.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.



Table 221: GPIO configuration

SPI master signal	SPI master pin	Direction	Output value
SCK	As specified in PSELSCK	Output	Same as CONFIG.CPOL
MOSI	As specified in PSELMOSI	Output	0
MISO	As specified in PSELMISO	Input	Not applicable

#### 26.1.2 Shared resources

The SPI shares registers and other resources with other peripherals that have the same ID as the SPI. Therefore, the user must disable all peripherals that have the same ID as the SPI before the SPI can be configured and used. Disabling a peripheral that have the same ID as the SPI will not reset any of the registers that are shared with the SPI. It is therefore important to configure all relevant SPI registers explicitly to secure that it operates correctly.

See the Instantiation table in *Instantiation* on page 17 for details on peripherals and their IDs.

#### 26.1.3 SPI master transaction sequence

An SPI master transaction is started by writing the first byte, which is to be transmitted by the SPI master, to the TXD register. Since the transmitter is double buffered, the second byte can be written to the TXD register immediately after the first one. The SPI master will then send these bytes in the order they are written to the TXD register.

The SPI master is a synchronous interface, and for every byte that is sent, a different byte will be received at the same time; this is illustrated in *Figure 58: SPI master transaction* on page 133. Bytes that are received will be moved to the RXD register where the CPU can extract them by reading the register. The RXD register is double buffered in the same way as the TXD register, and a second byte can therefore be received at the same time as the first byte is being extracted from RXD by the CPU. The SPI master will generate a READY event every time a new byte is moved to the RXD register. The double buffered byte will be moved from RXD-1 to RXD as soon as the first byte is extracted from RXD. The SPI master will stop when there are no more bytes to send in TXD and TXD+1.




Figure 58: SPI master transaction

The READY event of the third byte transaction is delayed until B is extracted from RXD in occurrence number 3 on the horizontal lifeline. The reason for this is that the third event is generated first when C is moved from RXD-1 to RXD after B is read.



The SPI master will move the incoming byte to the RXD register after a short delay following the SCK clock period of the last bit in the byte. This also means that the READY event will be delayed accordingly, see *Figure 59: SPI master transaction* on page 134. Therefore, it is important that you always clear the READY event, even if the RXD register and the data that is being received is not used.




Figure 59: SPI master transaction

## **26.2 Register Overview**

Table 222: Instances

Base address	Peripheral	Instance	Description
0x40003000	SPI	SPI0	Serial Peripheral Interface
0x40004000	SPI	SPI1	Serial Peripheral Interface

**Table 223: Register Overview** 

Register	Offset	Description
Events		
READY	0x108	TXD byte sent and RXD byte received
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable SPI
PSELSCK	0x508	Pin select for SCK
PSELMOSI	0x50C	Pin select for MOSI
<i>PSELMISO</i>	0x510	Pin select for MISO
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	SPI frequency
CONFIG	0x554	Configuration register

## 26.3 Register Details

**Table 224: INTEN** 

Bit	nun	nbe	r		31 30 29 28 27 26 25							22	21 :	20 :	19 :	18 :	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	1	0
Id																															Α		
Res	et				0 0	0	0 0	0	0	0	0	0	0 (	0 (	0 (	0 (	0 (	0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0	0	0
Id	R۱	W	Field	Value Id	Value						Des	cri	ptio	n																			
Α	R۱	W	READY								En	able	e or	dis	abl	e in	iter	rup	t o	n <i>R</i>	EAL	DΥ e	ver	nt									
				Disabled	0						Dis	sabl	e																				
				Enabled	1						En	able	9																				



#### Table 225: INTENSET

 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$ 

Bit	numb	er		31 30 29 28 2	27 26	25	24	23 2	2 2:	1 20	19	18	17	16 3	15 1	4 13	3 12	11 1	09	8	7	6	5	4 3	3 2	1	0
Id																									Α		
Res	et			0 0 0 0	0 (	0	0	0 0	0	0	0	0	0	0 (	0	0	0	0 0	0	0	0	0	0 (	0 (	0	0	0
Id	RW	Field	Value Id	Value				Desc	ript	ion																	
Α	RW	READY		Write '1' to Enable interrupt on <i>READY</i> event.																							
			Enabled	1 Enable																							

#### **Table 226: INTENCLR**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit n	umb	er		31 3	0 29	28	27	26	25 2	24 :	23 2	2 21	1 20	19	18 1	L <b>7</b> 1	16 1	5 1	4 13	12	11 :	10	9 8	3 7	6	5	4	3	2	1 0
Id																													Α	
Rese	t			0 0	0	0	0	0	0 (	) (	0 0	0	0	0	0 (	) (	0	0	0	0	0 (	) (	0	0	0	0	0	0	0 (	0 0
Id	RW	Field	Value Id	Valu	e					- 1	Desc	ript	ion																	
Α	RW	READY					Wri	te '1	' to	Cle	ar in	teri	rupt	on	REA	DY 6	ven	t.												
			Disabled	1							Disa	ble																		

#### **Table 227: ENABLE**

Bit	numb	er		31 30	29	28	27 2	6 25	5 24	23	22 2	21 2	0 1	9 18	3 17	16	15	14	13	12 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																													A	А А
Res	et			0 0	0	0 (	0 0	0	0	0	0 (	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (	0 0
Id	RW	Field	Value Id	Value						De	scrip	tio	n																	
Α	RW	ENABLE								E	nable	or	disa	ble	SPI															
			Disabled	0						D	isabl	e SP	1																	
			Enabled	1						E	nable	SPI																		

#### Table 228: PSELSCK

Bit	numb	er		31 3	30 2	9 28	3 27	7 26	25	24	23	22	21	20 :	19 1	18 1	7 1	6 1!	5 14	13	12	11 1	.0 9	8 (	7	6	5	4	3	2	1	0
Id				Α /	А А	Α	Α	Α	Α	Α	Α	Α	Α.	A	A A	A A	A A	Α	Α	Α	Α	A 4	A	Α	Α	Α	Α	Α	A	A /	۱ ۱	Α
Res	et			A A A A A A A A A A A A A A A A A A A						1	1	1	1 :	1 1	L 1	. 1	1	1	1	1	1 1	. 1	1	1	1	1	1	1 :	1 1	L:	ı	
Id	RW	Field	Value Id	Value								scri	ptic	on																		
Α	RW	PSELSCK		[031]							Pi	้ท ทเ	umb	er (	conf	figu	rati	on f	or S	PI S	CK s	igna	l									
			Disconnected	0xFFFFFFF					D	isco	nne	ct																				

#### **Table 229: PSELMOSI**

Bit	numb	er		31 30	29 2	8 2	7 26	25	24	23	22 2	1 2	0 19	18	<b>17</b> 1	l6 1	5 14	13	12 :	11 10	9	8	7	6	5 4	3	2	1 0
Id				АА	A A	Α	Α	Α	Α	Α.	A A	Α	Α	Α.	A A	A A	Α	Α	A A	A A	Α	Α	A	A A	A A	Α	Α	А А
Res	et			1 1	1 1	. 1	1	1	1	1	1 1	1	1	1	1 1	1	1	1	1 1	l 1	1	1	1 :	1 1	1	1	1	1 1
Id	RW	Field	Value Id	Value						Des	crip	tion	1															
Α	RW	PSELMOSI		[031]						Pir	nur	nbe	r co	nfigu	ırati	on f	or S	PI M	OSI	signa	ıl							
			Disconnected	0xFFFF	FFFF	:				Dis	coni	nect	t															

#### Table 230: PSELMISO

Bit	numb	er		3:	1 3	0 2	9 2	8 2	7 26	5 <b>2</b> !	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A	4 <i>A</i>	<b>A</b> A	۱,	٩
Res	et			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1 :	1 1	L 1	1 1	L
Id	RW	Field	Value Id	V	alu	e						De	escri	ptio	on																				
Α	RW	PSELMISO		[0	)3	1]						P	in nı	umb	oer	con	ıfigı	ura	tior	า fo	r SF	ΊV	ISC	) sig	nal										
			Disconnected	0	xFF	FFF	FFF					D	isco	nne	ect																				

#### Table 231: RXD

Bit ı	numb	er		31 30 2	9 28	27	26 2	25 2	4 23	22	21 :	20 :	l9 1	8 17	16	15	14 1	3 12	2 11	10	9	8	7	6	5 4	3	2	1	0
Id																							4 /	4 <i>A</i>	A	Α	Α	Α	Α
Res	et			0 0 0	0	0	0 0	0 (	0	0	0 (	0 (	0	0	0	0	0 0	0	0	0	0	0	) (	0	0	0	0	0	0
Id	RW	Field	Value Id	Value					De	scri	ptio	n																	
Α	R	RXD							R.	K da	ta r	ecei	ved	Do	uble	buf	fere	d											

#### Table 232: TXD

Bit	number		31 30 29 28 27	26 25 24 23 22 21 20 19 18 1	17 16 15 14 13 12 11 10 9  £	3 7 6 5 4 3 2 1 0
Id						<b>A A A A A A A</b>
Res	et		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0	, , , , , , , , , , , , , , , , , , , ,	0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description		
Α	RW TXD			TX data to send. Do	uble buffered	



#### **Table 233: FREQUENCY**

Id	numb	er		Α	Α	Α	Α	Α	Α	Α	Α	A A	A	Α	Α	Α	Α	Α		Α.	A	A A	1 10 A O	Α	Α	Α	Α	A	A /	A	Α	A
Res Id	RW	Field	Value Id	_	u alue	_	U	0	_	0	_	Des	0 ript	_	_	0	0	U	U	U	U	י נ	U	U	U	U	U	0 (	0 (	0	U	0
Α	RW	FREQUENCY										SPI	mas	ter	dat	a ra	ate															
			K125	0x	:020	000	000					125	kbp	s																		
			K250	0x	040	000	000					250	kbp	s																		
			K500	0x	080	000	000					500	kbp	s																		
			M1	0x	100	000	000					1 N	bps																			
			M2	0x	200	000	000					2 N	bps																			
			M4	0x	400	000	000					4 N	bps																			
			M8	0x	800	000	000					8 N	bps																			

#### Table 234: CONFIG

Bit i	numb	er		31	30	29	28	27	26	25 2	24	23 2	2 2	1 2	0 19	9 18	3 17	7 16	5 15	14	13	12	11	10	9	8	7	6	5	4	3 2 C	2 1 B	0 A
Res	et			0	0	0	0	0	0 (	) (	0 (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0
Id	RW	Field	Value Id	Va	lue							Desc	crip	tion	1																		
Α	RW	ORDER										Bit o	ord	er																			
			MsbFirst	0								Mos	st s	igni	fica	nt b	it s	hift	ed	out	firs	t											
			LsbFirst	1								Leas	st s	igni	fica	nt b	it s	hift	ed	out	firs	t											
В	RW	СРНА										Seri	ial c	lock	(S)	CK)	pha	ise															
			Leading	0								Sam	nple	on	lea	din	g ed	dge	of o	cloc	k, s	hift	ser	ial c	lata	on	tra	ilin	g				
												edg	e																				
			Trailing	1								Sam	nple	on	tra	iling	g ec	lge	of c	loc	k, sl	nift	ser	ial d	ata	on	lea	din	g				
												edg	e																				
С	RW	CPOL										Seri	ial c	lock	(S)	CK)	pol	arit	У														
			ActiveHigh	0								Acti	ive	high	ı																		
			ActiveLow	1								Acti	ive	ow																			



## 27 SPI Slave (SPIS)

SPIS is a SPI slave with EasyDMA support for ultra low power serial communication from an external SPI master. EasyDMA in conjunction with hardware based semaphore mechanisms removes all real-time requirements associated with controlling the SPI slave from a low priority CPU execution context.




Figure 60: SPI slave

## 27.1 Pin configuration

The different signals CSN, SCK, MOSI, and MISO associated with the SPI slave are mapped to physical pins according to the configuration specified in the PSELCSN, PSELSCK, PSELMOSI, and PSELMISO registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated SPI slave signal will not be connected to any physical pins.

The PSELCSN, PSELSCK, PSELMOSI, and PSELMISO registers and their configurations are only used as long as the SPI slave is enabled, and retained only as long as the device is in System ON mode, see *POWER* chapter for more information about power modes. PSELCSN, PSELSCK, PSELMOSI, and PSELMISO must only be configured when the SPI slave is disabled.

To secure correct behavior in the SPI slave, the pins used by the SPI slave must be configured in the GPIO peripheral as described in *Table 235: Pin configuration* on page 137 prior to enabling the SPI slave. This is to secure that the pins used by the SPI slave are driven correctly if the SPI slave itself is temporarily disabled or the device temporarily enters System OFF. This configuration must be retained in the GPIO for the selected I/Os as long as the SPI slave is to be recognized by an external SPI master.

The MISO line is set in high impedance as long as the SPI slave is not selected with CSN.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

**Table 235: Pin configuration** 

SPI signal	SPI pin	Direction	Output value
CSN	As specified in PSELCSN	Input	Not applicable
SCK	As specified in PSELSCK	Input	Not applicable
MOSI	As specified in PSELMOSI	Input	Not applicable



SPI signal	SPI pin	Direction	Output value	Comment
MISO	As specified in PSELMISO	Input	Not applicable	Emulates that the SPI slave is not selected.

#### 27.2 Shared resources

The SPI slave shares registers and other resources with other peripherals that have the same ID as the SPI slave. Therefore, you must disable all peripherals that have the same ID as the SPI slave before the SPI slave can be configured and used. Disabling a peripheral that has the same ID as the SPI slave will not reset any of the registers that are shared with the SPI slave. It is important to configure all relevant SPI slave registers explicitly to secure that it operates correctly.

The Instantiation table in *Instantiation* on page 17 shows which peripherals have the same ID as the SPI slave.

### 27.3 EasyDMA

The SPI Slave implements EasyDMA for reading and writing to and from the RAM. The END event indicates that EasyDMA has finished accessing the buffer in RAM.

If the TXDPTR and the RXDPTR are not pointing to the Data RAM region, an EasyDMA transfer may result in a HardFault or RAM corruption. See *Memory* on page 15 for more information about the different memory regions.

### 27.4 SPI slave operation

SPI slave uses two memory pointers, RXDPTR and TXDPTR, that point to the RXD buffer (receive buffer) and TXD buffer (transmit buffer) respectively, see *Figure 60: SPI slave* on page 137. Since these buffers are located in RAM, which can be accessed by both the SPI slave and the CPU, a hardware based semaphore mechanism is implemented to enable safe sharing.

Before the CPU can safely update the RXDPTR and TXDPTR pointers it must first acquire the SPI semaphore. The CPU can acquire the semaphore by triggering the ACQUIRE task and then receiving the ACQUIRED event. When the CPU has updated the RXDPTR and TXDPTR pointers the CPU must release the semaphore before the SPI slave will be able to acquire it. The CPU releases the semaphore by triggering the RELEASE task. This is illustrated in *Figure 61: SPI transaction when shortcut between END and ACQUIRE is enabled* on page 139. Triggering the RELEASE task when the semaphore is not granted to the CPU will have no effect.

The semaphore mechanism does not, at any time, prevent the CPU from performing read or write access to the RXDPTR register, the TXDPTR registers, or the RAM that these pointers are pointing to. The semaphore is only telling when these can be updated by the CPU so that safe sharing is achieved.

The semaphore is by default assigned to the CPU after the SPI slave is enabled. No ACQUIRED event will be generated for this initial semaphore handover. An ACQUIRED event will be generated immediately if the ACQUIRE task is triggered while the semaphore is assigned to the CPU.

The SPI slave will try to acquire the semaphore when CSN goes low. If the SPI slave does not manage to acquire the semaphore at this point, the transaction will be ignored. This means that all incoming data on MOSI will be discarded, and the DEF (default) character will be clocked out on the MISO line throughout the whole transaction. This will also be the case even if the semaphore is released by the CPU during the transaction. In case of a race condition where the CPU and the SPI slave try to acquire the semaphore at the same time, as illustrated in lifeline item 2 in *Figure 61: SPI transaction when shortcut between END and ACQUIRE is enabled* on page 139, the semaphore will be granted to the CPU.

If the SPI slave acquires the semaphore, the transaction will be granted. The incoming data on MOSI will be stored in the RXD buffer and the data in the TXD buffer will be clocked out on MISO.

When a granted transaction is completed and CSN goes high, the SPI slave will automatically release the semaphore and generate the END event.

As long as the semaphore is available the SPI slave can be granted multiple transactions one after the other. If the CPU is not able to reconfigure the TXDPTR and RXDPTR between granted transactions, the same TX data will be clocked out and the RX buffers will be overwritten. To prevent this from happening, the END\_ACQUIRE shortcut can be used. With



this shortcut enabled the semaphore will be handed over to the CPU automatically after the granted transaction has completed, giving the CPU the ability to update the TXPTR and RXPTR between every granted transaction.

If the CPU tries to acquire the semaphore while it is assigned to the SPI slave, an immediate handover will not be granted. However, the semaphore will be handed over to the CPU as soon as the SPI slave has released the semaphore after the granted transaction is completed. If the END\_ACQUIRE shortcut is enabled and the CPU has triggered the ACQUIRE task during a granted transaction, only one ACQUIRE request will be served following the END event.

The MAXRX register specifies the maximum number of bytes the SPI slave can receive in one granted transaction. If the SPI slave receives more than MAXRX number of bytes, an OVERFLOW will be indicated in the STATUS register and the incoming bytes will be discarded.

The MAXTX parameter specifies the maximum number of bytes the SPI slave can transmit in one granted transaction. If the SPI slave is forced to transmit more than MAXTX number of bytes, an OVERREAD will be indicated in the STATUS register and the ORC character will be clocked out.

The AMOUNTRX and AMOUNTTX registers are updated when a granted transaction is completed. The AMOUNTTX register indicates how many bytes were read from the TX buffer in the last transaction, that is, ORC (over-read) characters are not included in this number. Similarly, the AMOUNTRX register indicates how many bytes were written into the RX buffer in the last transaction.




Figure 61: SPI transaction when shortcut between END and ACQUIRE is enabled

## 27.5 Register Overview

**Table 236: Instances** 

Base address	Peripheral	Instance	Description
0x40004000	SPIS	SPIS1	SPI Slave



#### **Table 237: Register Overview**

Register	Offset	Description
Tasks		
ACQUIRE	0x024	Acquire SPI semaphore
RELEASE	0x028	Release SPI semaphore, enabling the SPI slave to acquire it
Events		
END	0x104	Granted transaction completed
ACQUIRED	0x128	Semaphore acquired
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
SEMSTAT	0x400	Semaphore status register
STATUS	0x440	Status from last transaction
ENABLE	0x500	Enable SPI slave
PSELSCK	0x508	Pin select for SCK
<b>PSELMISO</b>	0x50C	Pin select for MISO
PSELMOSI	0x510	Pin select for MOSI
PSELCSN	0x514	Pin select for CSN
RXDPTR	0x534	RXD data pointer
MAXRX	0x538	Maximum number of bytes in receive buffer
AMOUNTRX	0x53C	Number of bytes received in last granted transaction
TXDPTR	0x544	TXD data pointer
MAXTX	0x548	Maximum number of bytes in transmit buffer
AMOUNTTX	0x54C	Number of bytes transmitted in last granted transaction
CONFIG	0x554	Configuration register
DEF	0x55C	Default character. Character clocked out in case of an ignored transaction.
ORC	0x5C0	Over-read character

## 27.6 Register Details

#### Table 238: SHORTS

Bit	numb	er		31 30 29 28 27	26	25 24	4 2	3 22 2	21 2	0 19	18	17	16 1	5 14	13	12 1	11 10	9	8	7	6	5	4	3	2	1 0
Id																									A	
Res	et			0 0 0 0 0	0 (	0 0	0	0 0	0	0	0	0 (	0 0	0	0	0 0	0 (	0	0	0	0	0	0	0	0 (	0 (
Id	RW	Field	Value Id	Value			D	escrip	tior	1																
Α	RW	END_ACQUIRE					S	hortc	ut b	etw	een I	NL	eve	nt a	nd /	4CQL	JIRE	task	(							
			Disabled	0				isable	sh	ortc	ut															
			Enabled	1			Е	nable	sho	rtcı	ut															

#### Table 239: INTEN

Bit Id	numb	er		31	30	29	28	3 27	26	25	24	23	22	21 2	20 :	19 1	8 1	7 16	5 15	14	13	12	11 1 B		8	7	6	5	4	3	2 : 4	1 0 A
Res	et			0	0	0	0	0	0	0	0	0	0	0 0	) (	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0 (	0	0 (
Id	RW	Field	Value Id	Va	alue							De	scri	ptio	n																	
Α	RW	END										En	abl	e or	dis	able	int	errı	ıpt (	on E	ND	eve	nt									
			Disabled	0								Di	sab	le																		
			Enabled	1								En	abl	e																		
В	RW	ACQUIRED										En	abl	e or	dis	able	int	erru	ıpt (	on 🖊	ICQ	UIRI	D e	vent	t							
			Disabled	0								Di	sab	le																		
			Enabled	1								En	abl	e																		

#### **Table 240: INTENSET**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

			Mote. Write o nas no er	reet. Writeri redd tins registe	*****		٠				٠.																						
1	Bit n	umbe	er		31	30 2	29 2	28 2	7 2	26 2	25 2	24 2	3 2	2 2:	1 2	0 19	18	3 17	16	15	14	13 :	12 1	1 10	9	8	7	6	5	4	3	2 1	1 0
	ld																							В								Α	
	Rese	t										0 0	0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0 0	0	0
	ld	RW	Field	Value Id	0 0 0 0 0 Value										tion	1																	
-	Α	RW	END									1	Wri	te '1	1' to	En	abl	e in	terr	upt	on	ENL	ev	ent.									
				Enabled	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																												
	В	RW	ACQUIRED									,	Wri	te '1	1' to	En	abl	e in	terr	upt	on,	4 <i>CC</i>	QUIR	RED (	ever	t.							
				Enabled	1							- 1	Ena	ble																			

#### **Table 241: INTENCLR**

 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$ 

Bit	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
Id				В	Α
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0
Id	RW	Field	Value Id	Value Description	
Α	RW	END		Write '1' to Clear interrupt on END event.	
			Disabled	1 Disable	



**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit	number		31 30 29 28 27 26	25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id				B A
Res	et		0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field	Value Id	Value	Description
В	RW ACQUIRED			Write '1' to Clear interrupt on ACQUIRED event.
		Disabled	1	Disable

#### **Table 242: SEMSTAT**

Bit	numb	er		31 30 29 28 27 2	0 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0							2 :	1 0													
Id					0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								Α	A												
Res	et			0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0								1													
Id	RW	Field	Value Id	Value	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																					
Α	R	SEMSTAT			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																					
			Free	0	O 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																					
			CPU	1		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																				
			SPIS	2		Se	map	hore	e is	ass	ign	ed 1	to S	SPI	slav	е										
			CPUPending	3			map ndin		e is	ass	ign	ed 1	to S	SPI	but	a ha	ndo	ver	to 1	he	CPI	J is				

#### Table 243: STATUS

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared

Bit number			30 2	9 2	8 27	26	25 2	24 2	3 22	21	20	19	18 1	l <b>7</b> 1	6 15	5 14	13	12	11 1	9	8	7	6	5	4 :	3 2	1 B	0 A	
Reset			0	0 0	0	0	0	0 0	0 (	0	0	0	0	0 0	0	0	0	0	0 (	0 0	0	0	0	0	0 0	0	0	0	0
Id RW I	Field	Value Id	Val	ue					D	)escr	iptio	on																	
A RW (	OVERREAD	NotPresent Present Clear	0 1 1						1	TX b Read Read Write	l: erı l: erı	or or	not pres	pre: sent	sent		Í		prev	ente	:d								
B RW (	OVERFLOW	NotPresent Present Clear	0 1 1						1	RX b Read Read Write	l: erı l: erı	or or	not pres	pre: sent	sent		•	•	reve	ente	t								

#### Table 244: ENABLE

Bit ı	nur	nbe	er		31 30 2 0 0 0 Value Id Value		28	27	26	25	24 2	23 2	22 2	1 2	0 1	9 18	3 17	16	15	14	13	12	11 1	10 9	9 8	3 7	6	5	4	3	2	1 0
Id																															Α	А А
Res	et				0 0	0	0	0	0 (	)	0 (	) (	0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0
Id	R	W	Field	Value Id	Value						- 1	Des	crip	tior	1																	
Α	R	W	ENABLE									Ena	ble	or (	disa	ble	SPI	sla	ve													
				Disabled	0							Disa	able	SP	I sla	ve																
				Enabled	2							Ena	ble	SPI	sla	ve																

#### Table 245: PSELSCK

Bit ı	numb	er		31 30 2	9 28	27 2	6 25	5 24	23	22 2	1 2	0 19	18 :	17 1	6 15	5 14	13 1	2 11	. 10	9	8 7	' 6	5	4	3	2 1	1 0
Id				AAA	AA	A A	Α	Α	Α	A A	Α	Α	Α /	A A	۱ A	Α	A A	Α	Α	A	A A	Α	Α	Α	A A	A	Α
Res	et			1 1 1	. 1	1 1	1	1	1	1 1	1	1	1 :	1 1	. 1	1	1 1	1	1	1	1 1	1	1	1	1 1	. 1	1
Id	RW	Field	Value Id	Value					De	scrip	tion	1															
Α	RW	PSELSCK		[031]					Piı	n nur	nbe	r co	nfigu	ırati	on fo	or SP	I SCI	( sigi	nal								
			Disconnected	0xFFFFF	FFF				Di	scon	nect	t															

#### Table 246: PSELMISO

Bit	numb	er		31 30	29 2	8 2	7 26	25	24	23	22 2	1 20	19	18 1	7 1	5 15	14	13 1	2 11	10	9	8	7 6	- 5	4	3	2	1 0
Id				АА	1								Α	Α	Α	A	A A	AA										
Res	et			1 1	A A A A A A A A A A A A A A A A A A A								1 :	1 1	1													
Id	RW	Field	Value Id	Value						Des	crip	tion																
Α	RW	PSELMISO		[031	]					Pin	nun	nbe	r cor	ıfigu	ratio	n fo	r SP	I MIS	O si	gnal								
			Disconnected	0xFFF	FFFFF	:				Dis	coni	nect																

#### **Table 247: PSELMOSI**

Bit	numb	er		31 30	29 28	3 27	26	25	24	23 2	22 2:	1 20	19	18	17 :	16 1	5 14	13	12	11 10	9	8	7	6	5 4	3	2	1	0
Id				АА	А А	Α	Α	Α.	A	A A	A A	Α	Α	Α.	A	А А	Α	Α	A	А А	Α	Α	A	A A	4 A	Α	Α	Α.	Α
Res	et			1 1	1 1	A A A A A A A A A A A A A A A A A A A								1	1														
Id	RW	Field	Value Id	Value					- 1	Des	cript	ion																	
Α	RW	PSELMOSI		[031]						Pin	nun	nber	cor	nfigu	ırat	ion f	or S	PI N	IOSI	signa	ıl								_
			Disconnected	0xFFFF	FFFF					Dis	conr	ect																	



#### Table 248: PSELCSN

Bit	numb	er		31 30	29 2	28 2	7 26	5 25	24	23	22	21 :	20 1	9 1	8 1	7 16	15	14	13 :	L2 1	1 10	9	8	7	6	5	4	3 2	1	0
Id				АА	Α /	A A	A A	Α	Α	Α	Α	A	A A	A A	Α	Α	Α	Α	A	A A	Α	Α	Α	Α	Α	Α.	A	А А	Α	Α
Res	et			1 1	1 1	. A A A A A A A A A A A A A A A A A A A										1	1													
Id	RW	Field	Value Id	Value						De	scri	ptio	n																	
Α	RW	PSELCSN		[031	]					Pi	n nı	ımb	er c	onf	igur	atio	n fo	r SF	l CS	N się	gnal									
			Disconnected	0xFFF	FFFF	F				Di	scoi	nne	ct																	

#### Table 249: RXDPTR

1	Bit n	umbe	er		0 0 0 0 0							24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 :	1 0
1	ld				Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	A	A
1	Rese	t														0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0
ı	ld	RW	Field	Value Id	0 0 0 0 0 0 0 0 0 0 0 0 0 0 Value Description																														
-	Α	RW	RXDPTR		Value Description  RXD data pointer																														

#### Table 250: MAXRX

Bit ı	numbe	er		31 30	29	28	27 :	26	25 2	4 2	3 2	2 21	20	19	18	17	16	<b>15</b> 1	L <b>4</b> 1	3 1	2 11	l 10	9	8	7	6	5 4	4 3	2	1	0
Id																									4	A A	A A	A	Α	Α	Α
Res	et			0 (	0	0 (	0 (	0 (	0 0	0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0 (	) (	0 (	0	0	0	0	0
Id	RW	Field	Value Id	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4  A A A A A  O O O O O O O O O O O O O O																											
Α	RW	MAXRX									Max	imu	m r	num	ber	of I	oyte	es in	re	eive	e bu	ffer									

#### **Table 251: AMOUNTRX**

Bit	numb	er		31 30 2	29 28 27	26 2	5 24	23 2	2 21	20	19 1	B 17	16	15 1	4 1	3 12	11 1	0 9	8	7	6	5	4	3 2	2 1	0
Id																				Α	Α	Α	Α.	А А	Α	Α
Res	et			0 0 0	0 0	0 0	0	0 0	0	0	0 0	0	0	0 0	) (	0	0 0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value				Desc	ripti	on																
Α	R	AMOUNTRX						Nur	nher	of h	vtes	rece	ive	d in t	he	last øi	ante	d tr	ansa	actio	on					

#### Table 252: TXDPTR

Bit	numb	er		1 3	0 2	9 28	3 27	26	25	24	23 2	22 21	L 20	19	18	17	16	15 1	4 1	3 12	2 11	10	9	8	7	6	5	4 3	2	1 (	ĺ
Id				A A	Α	Α	Α	Α	Α	Α	A	A A	Α	Α	Α	Α.	A A	A A	A	Α	Α	Α	Α	Α.	Α	Α.	A A	A	Α	A A	ı
Res	et			0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0	0 (	0	0	0 0	ı
Id	RW	Field	Value Id	/alu	e						Des	cript	ion																		
Α	RW	TXDPTR			TXD data pointer																										

#### Table 253: MAXTX

Bit	number		31 30	29 28 2	27 26	25	24 2	23 22	2 21	20 :	19 1	8 17	16	15 :	L4 1	3 12	11 :	10 9	8 (	7	6	5	4	3	2 :	1 0
Id																				Α	Α	Α	Α	Α /	A A	A
Res	et		0 0	0 0	0 0	0	0 (	0 0	0	0 (	0 0	0	0	0 (	0 (	0	0 (	0	0	0	0	0	0	0 (	0	0
Id	RW Field	Value Id	Value				ı	Desci	ripti	on																
Α	RW MAXTX							Max	imuı	m nı	ımbe	er of	byt	es ir	tra	nsmi	t but	fer								

#### **Table 254: AMOUNTTX**

				24 20 20 20									4-						_	_	_				
BIT	ոսՠb	er		31 30 29 28	2/ 26	25 4	24 23	22 2	1 20	J 19 :	8 1	16	15	14 1	3 12	11	10 9	y 8	•	6	5	4	3 4	21	U
Id																			Α	Α	Α	Α.	A A	Α	Α
Res	et			0 0 0 0	0 0	0 (	0 0	0 0	0	0 (	0 (	0	0 (	0 0	0	0	0 0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value			De	scrip	tion																
Δ	R	AMOUNTTY					N	umhe	er of	hyte	tran	nsmi	itted	in I	ast ø	rant	ed tr	ans	actio	าท					

#### Table 255: CONFIG

Bit r	umbe	er		31	30 2	29 :	28 2	27 2	6 2	5 24	1 23	22	21 2	20 :	19 1	18 1	L7 1	6 1	5 1	4 1	3 1	<b>2 1</b> 1	l 10	9	8	7	6	5	4	3 2 C	! 1 B	L O
Rese	et			0	0 (	) (	0 0	0	0	0	0	0	0 0	) (	0 0	) (	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0	0	0	0
Id	RW	Field	Value Id	Va	lue						De	scri	ptio	n																		
Α	RW	ORDER									Bi	t or	der																			
			MsbFirst	0							M	ost	signi	ific	ant	bit	shif	ted	ou	t fir	st											
			LsbFirst	1							Le	ast	signi	ific	ant	bit	shif	ted	ou	t fir	st											
В	RW	СРНА									Se	rial	cloc	k (	SCK	) pł	nase															
			Leading	0							Sa	mp	le or	ı le	adir	ng e	edge	of	clo	ck,	shif	t se	rial	dat	a on	tra	ilin	g				
											ec	lge																				
			Trailing	1							Sa	mp	le or	ı tr	ailir	ng e	dge	of	clo	ck, s	hif	t se	rial	data	on	lea	din	g				
											ec	lge																				
С	RW	CPOL									Se	rial	cloc	k (	SCK	) po	lari	ty														
			ActiveHigh	0							A	ctive	hig	h																		
			ActiveLow	1							A	ctive	low	/																		



#### Table 256: DEF

Bit	numb	er		31 30 2	9 28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	11	3 1	2 1	11	0 9	) {	37	6	5	4	3	2	1	0
Id																										Α	Α	Α	Α	Α	Α	Α.	Α
Res	et			0 0 0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Value						Des	cri	otic	n																				
Α	RW	DEF								De	fau	lt c	har	act	er.	Ch	ara	cte	r cl	ocl	ked	ou	t in	cas	e o	f an	ign	ore	d				
										tra	nca	cti	าท																				

#### Table 257: ORC

Bit ı	numbe	er		31 30 29	28 27 26	25 24	1 23 2	22 2:	L 20	19 1	8 17	7 16	15 14	1 13	12 1	1 10	9	8 7	6	5	4 3	2	1 0	)
Id																		Α	Α	A /	A	Α	A A	
Res	et			0 0 0	0 0 0	0 0	0 (	0 0	0	0 0	0 (	0 (	0 0	0	0 0	0	0	0 0	0	0 0	0 (	0	0 0	
Id	RW	Field	Value Id	Value			Des	cript	ion															1
Α	RW	ORC					Ove	er-re	ad ch	hara	cter.	Char	acte	r cloc	ked	out a	afte	r an o	ver-	read				
							of t	he t	ransr	nit b	uffe	r.												

Page 143



# 28 I<sup>2</sup>C compatible Two Wire Interface (TWI)




Figure 62: TWI master's main features

### 28.1 Functional description

The TWI master is compatible with I<sup>2</sup>C operating at 100 kHz and 400 kHz. This TWI master is not compatible with CBUS. As illustrated in *Figure 62: TWI master's main features* on page 144, the TWI transmitter and receiver are single buffered.

A TWI setup comprising one master and three slaves is illustrated in *Figure 63: A typical TWI setup comprising one master and three slaves* on page 144. This TWI master is only able to operate as the only master on the TWI bus.




Figure 63: A typical TWI setup comprising one master and three slaves

This TWI master supports clock stretching performed by the slaves. The TWI master is started by triggering the STARTTX or STARTRX tasks, and stopped by triggering the STOP task.

If a NACK is clocked in from the slave, the TWI master will generate an ERROR event.

## 28.2 Master mode pin configuration

The different signals SCL and SDA associated with the TWI master are mapped to physical pins according to the configuration specified in the PSELSCL and PSELSDA registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated TWI master signal is not connected to any physical pin. The PSELSCL and PSELSDA registers and their configurations are only used as long as the TWI master is enabled, and retained only as long as the device is in ON mode. PSELSCL and PSESDA must only be configured when the TWI is disabled.



To secure correct signal levels on the pins used by the TWI master when the system is in OFF mode, and when the TWI master is disabled, these pins must be configured in the GPIO peripheral as described in *Table 258: GPIO configuration* on page 145.

Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

**Table 258: GPIO configuration** 

TWI master signal	TWI master pin	Direction	Drive strength	Output value
SCL	As specified in PSELSCL	Input	SOD1	Not applicable
SDA	As specified in PSELSDA	Input	SOD1	Not applicable

#### 28.3 Shared resources

The TWI shares registers and other resources with other peripherals that have the same ID as the TWI. Therefore, you must disable all peripherals that have the same ID as the TWI before the TWI can be configured and used. Disabling a peripheral that has the same ID as the TWI will not reset any of the registers that are shared with the TWI. It is therefore important to configure all relevant TWI registers explicitly to secure that it operates correctly.

The Instantiation table in *Instantiation* on page 17 shows which peripherals have the same ID as the TWI.

#### 28.4 Master write sequence

A TWI master write sequence is started by triggering the STARTTX task. After the STARTTX task has been triggered, the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 0 (WRITE=0, READ=1). The address must match the address of the slave device that the master wants to write to. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK=1) generated by the slave.

After receiving the ACK bit, the TWI master will clock out the data bytes that are written to the TXD register. Each byte clocked out from the master will be followed by an ACK/NACK bit clocked in from the slave. A TXDSENT event will be generated each time the TWI master has clocked out a TXD byte, and the associated ACK/NACK bit has been clocked in from the slave.

The TWI master transmitter is single buffered, and a second byte can only be written to the TXD register after the previous byte has been clocked out and the ACK/NACK bit clocked in, that is, after the TXDSENT event has been generated.

If the CPU is prevented from writing to TXD when the TWI master is ready to clock out a byte, the TWI master will stretch the clock until the CPU has written a byte to the TXD register.

A typical TWI master write sequence is illustrated in *Figure 64: The TWI master writing data to a slave* on page 145. Occurrence 3 in *Figure 64: The TWI master writing data to a slave* on page 145 illustrates delayed processing of the TXDSENT event associated with TXD byte 1. In this scenario the TWI master will stretch the clock to prevent writing erroneous data to the slave.




Figure 64: The TWI master writing data to a slave



The TWI master write sequence is stopped when the STOP task is triggered whereupon the TWI master will generate a stop condition on the TWI bus.

#### 28.5 Master read sequence

A TWI master read sequence is started by triggering the STARTRX task. After the STARTRX task has been triggered the TWI master will generate a start condition on the TWI bus, followed by clocking out the address and the READ/WRITE bit set to 1 (WRITE = 0, READ = 1). The address must match the address of the slave device that the master wants to read from. The READ/WRITE bit is followed by an ACK/NACK bit (ACK=0 or NACK = 1) generated by the slave.

After having sent the ACK bit the TWI slave will send data to the master using the clock generated by the master.

The TWI master will generate a RXDRDY event every time a new byte is received in the RXD register.

After receiving a byte, the TWI master will delay sending the ACK/NACK bit by stretching the clock until the CPU has extracted the received byte, that is, by reading the RXD register.

The TWI master read sequence is stopped by triggering the STOP task. This task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the stop condition.

A typical TWI master read sequence is illustrated in *Figure 65: The TWI master reading data from a slave* on page 146. Occurrence 3 in *Figure 65: The TWI master reading data from a slave* on page 146 illustrates delayed processing of the RXDRDY event associated with RXD byte B. In this scenario the TWI master will stretch the clock to prevent the slave from overwriting the contents of the RXD register.




Figure 65: The TWI master reading data from a slave

### 28.6 Master repeated start sequence

Figure 66: A repeated start sequence, where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between on page 147 illustrates a typical repeated start sequence where the TWI master writes one byte to the slave followed by reading M bytes from the slave. Any combination and number of transmit and receive sequences can be combined in this fashion. Only one shortcut to STOP can be enabled at any given time.






Figure 66: A repeated start sequence, where the TWI master writes one byte, followed by reading M bytes from the slave without performing a stop in-between

To generate a repeated start after a read sequence, a second start task must be triggered instead of the STOP task, that is, STARTRX or STARTTX. This start task must be triggered before the last byte is extracted from RXD to ensure that the TWI master sends a NACK back to the slave before generating the repeated start condition.

# 28.7 Register Overview

Table 259: Instances

Base address	Peripheral	Instance	Description
0x40003000	TWI	TWI0	I2C compatible Two-Wire Interface
0x40004000	TWI	TWI1	I2C compatible Two-Wire Interface

**Table 260: Register Overview** 

Register	Offset	Description
Tasks		
STARTRX	0x000	Start TWI receive sequence
STARTTX	0x008	Start TWI transmit sequence
STOP	0x014	Stop TWI transaction
SUSPEND	0x01C	Suspend TWI transaction
RESUME	0x020	Resume TWI transaction
Events		
STOPPED	0x104	TWI stopped
RXDREADY	0x108	TWI RXD byte received
TXDSENT	0x11C	TWI TXD byte sent
ERROR	0x124	TWI error
BB	0x138	TWI byte boundary, generated before each byte that is sent or received
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x4C4	Error source
ENABLE	0x500	Enable TWI
PSELSCL	0x508	Pin select for SCL
PSELSDA	0x50C	Pin select for SDA
RXD	0x518	RXD register
TXD	0x51C	TXD register
FREQUENCY	0x524	TWI frequency
ADDRESS	0x588	Address used in the TWI transfer



# 28.8 Register Details

#### Table 261: SHORTS

Bit i	numbe	er		31	30 2	9 2	28 27	7 26	25	24	23 2	22 2	21 2	0 1	9 1	8 1	7 16	15	14	13	12 1	.1 1	9	8	7	6	5	4	3		1 0 B A
Res	et			0	0 0	0	0	0	0	0	0 0	0	0 (	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (	) (	0 0
Id	RW	Field	Value Id	Val	ue						Des	crip	tion	1																	
Α	RW	BB_SUSPEND									Sho	rtc	ut b	etw	veei	า <i>Bl</i>	3 ev	ent	and	SUS	SPEI	VD t	ask								
			Disabled	0							Disa	able	e sho	orto	cut																
			Enabled	1							Ena	ble	sho	rtc	ut																
В	RW	BB_STOP									Sho	rtc	ut b	etw	veei	า <i>Bl</i>	ev	ent	and	STC	OP ta	ask									
			Disabled	0							Disa	able	e sho	orto	cut																
			Enabled	1							Ena	ble	sho	rtc	ut																

#### **Table 262: INTEN**

Bit r	numb	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 E D C B A
Rese	et			0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
Α	RW	STOPPED			Enable or disable interrupt on STOPPED event
			Disabled	0	Disable
			Enabled	1	Enable
В	RW	RXDREADY			Enable or disable interrupt on RXDREADY event
			Disabled	0	Disable
			Enabled	1	Enable
С	RW	TXDSENT			Enable or disable interrupt on TXDSENT event
			Disabled	0	Disable
			Enabled	1	Enable
D	RW	ERROR			Enable or disable interrupt on ERROR event
			Disabled	0	Disable
			Enabled	1	Enable
E	RW	BB			Enable or disable interrupt on BB event
			Disabled	0	Disable
			Enabled	1	Enable

#### **Table 263: INTENSET**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

		Note: Write U na	as no effect. When read this	egister will return the value of INTEN.							
Bit ı	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	7 16 15 14 13 12 11 10 9 8	7 6	5	4 3	2	1	0
Id					E D (	С			В	Α	
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0	0000000000	0 0	0 (	0 0	0	0	0
Id	RW	Field	Value Id	Value Description							
Α	RW	STOPPED		Write '1' to Enable in	iterrupt on STOPPED event.						
			Enabled	1 Enable							
В	RW	RXDREADY		Write '1' to Enable in	iterrupt on RXDREADY event.						
			Enabled	1 Enable							
С	RW	TXDSENT		Write '1' to Enable in	iterrupt on TXDSENT event.						
			Enabled	1 Enable							
D	RW	ERROR		Write '1' to Enable in	iterrupt on <i>ERROR</i> event.						
			Enabled	1 Enable							
E	RW	BB		Write '1' to Enable in	iterrupt on BB event.						
			Enabled	1 Enable							

#### **Table 264: INTENCLR**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

		Note: Write o has no	errect. When read this registe	er w	III re	turr	1 the	2 Va	iue c	יוו וכ	VIEN	١.																						
	numb	er		31	30	29	28 2	27 2	6 25	5 24	23	22	21	20	19	18	17	16	15	14	13	12	11	10		8	7	6	5	4	3	2	1 0	
ld																				Е					D		С				E	3 /	١	
Res	et			0	0	0	0 0	0 (	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	) (	0 (	
Id	RW	Field	Value Id	Va	alue						De	scri	ptio	n																				
Α	RW	STOPPED									W	rite	'1'	to (	Clea	ar ir	nte	rru	ot c	n S	TO	PPE	De	ver	nt.									
			Disabled	1							Di	sab	le																					
В	RW	RXDREADY									W	rite	'1'	to (	Clea	ar ir	nte	rru	ot c	n /	RXD	RE/	ADY	ev	ent.									
			Disabled	1							Di	sab	le																					
С	RW	TXDSENT									W	rite	'1'	to (	Clea	ar ir	nte	rru	ot c	n ī	ΧD	SΕN	IT e	ver	nt.									
			Disabled	1							Di	sab	le																					
D	RW	ERROR									W	rite	'1' 1	to (	Clea	ar ir	nte	rru	ot c	n L	RR	OR	eve	nt.										
			Disabled	1							Di	sab	le																					
E	RW	BB									W	rite	'1'	to (	Clea	ar ir	nte	rru	ot c	n L	8 <i>B</i> e	ver	nt.											
			Disabled	1							Di	sab	le																					



#### Table 265: ERRORSRC

Bit r	umb	er		31	30	29	28 2	27 2	26 2	25 :	24 :	23 2	2 2	1 2	0 1	9 1	8 1	7 16	5 15	5 14	1 13	12	11	10	9	8	7	6	5	4 3	2 C	1 B	L 0 A
Res	et			0	0 (	0	0 0	) (	0 (	) (	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	0 0	0	0	0
Id	RW	Field	Value Id	Va	ue						- 1	Des	crip	tior	n																		
Α	RW	OVERRUN										Ove																					
														,										•	•	ot r		d by					
			NotPresent	^								Rea							_	ste	i. (P	rev	iou	S Uc	Ild	s lo	st)						
			NotPresent	0															ea														
			Present	1								Rea	d: c	ovei	rrur	oc	cur	ed															
			Clear	1								Wri	te:	clea	ar e	rror	ron	wr	ting	g '1	'												
В	RW	ANACK										NA	CK r	ece	eive	d af	ter	sen	din	g th	ne a	ddr	ess	(wi	ite	'1' t	о с	lear	)				
			NotPresent	0								Rea	d: e	erro	r no	ot p	res	ent															
			Present	1								Rea	d: e	erro	r pı	ese	ent																
			Clear	1								Wri	te:	clea	ar e	rror	on	wr	ting	g '1	'												
С	RW	DNACK										NA	CK r	ece	ive	d af	ter	sen	din	g a	dat	a b	yte	(wr	ite	'1' t	o cl	ear)					
			NotPresent	0								Rea	d: e	erro	r no	ot p	res	ent															
			Present	1								Rea	d: e	erro	r pı	ese	ent																
			Clear	1								Wri	te:	clea	ar e	rror	on	wr	ting	g '1	'												

#### Table 266: ENABLE

Bit	nu	mbe	er		31 30	0 29	9 2	8 27	7 26	5 25	5 24	23	22	21 :	20 1	9 1	8 1	7 1	6 1	5 14	1 13	12	11 :	10	9 8	3 7	' 6	5 5	4	3	2	1	0
Id																															Α	Α	Α
Res	et				0 0	0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0
Id	F	RW	Field	Value Id	Valu	е						De	escri	ptio	n																		
Α	F	RW	ENABLE									Ε	nabl	e or	dis	able	e TV	۷I															
				Disabled	0							D	isab	e T	NΙ																		
				Enabled	5							Е	nabl	e TV	VI																		

#### Table 267: PSELSCL

Bit	numb	er		31	30 2	29 2	8 2	7 26	25	24	23	22	21 2	20 1	9 18	3 17	16	15	14 :	13 1	.2 1	1 10	9	8	7	6	5	4	3 2	2 1	0
Id				Α.	A A	A A	Α	Α	Α	Α	Α	A	A A	4 A	Α	Α	Α	Α	A	4 <i>A</i>	\ A	Α	Α	Α	Α	Α	Α	A	A A	Α	Α
Res	et			1	1 1	l 1	1	1	1	1	1	1 :	1 1	1 1	1	1	1	1	1 :	1 1	. 1	1	1	1	1	1	1	1 :	l 1	1	1
Id	RW	Field	Value Id	Val	ue						De	scrip	otio	n																	
Α	RW	PSELSCL		[0	31]						Pi	n nu	mb	er co	onfig	gura	tior	ı fo	r TW	/I SC	CL si	gnal									
			Disconnected	0xF	FFF	FFFF	:				Di	scor	nne	ct																	

#### Table 268: PSELSDA

Bit	numb	er		31	1 30	29	28	27	26	25	24	23	22 2	21 2	20 1	9 1	8 1	7 1	5 15	14	13	12	11	10	9	8	7	6	5	4	3 2	2 1	1 0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۹ ۱	A A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	A	A A	A A	Α	A
Res	et			1	1	1	1	1	1	1	1	1	1 1	L :	1 1	1	. 1	1	1	1	1	1	1	1	1	1	1	1	1	1 1	l 1	1	. 1
Id	RW	Field	Value Id	V	alue	•						Des	scrip	tio	n																		
Α	RW	PSELSDA		[0	31	.]						Pir	n nu	mb	er c	onf	igur	atio	n fo	or T	WI S	SDA	sig	nal									
			Disconnected	0>	KFFF	FFF	FF					Dis	scon	ne	ct																		

#### Table 269: RXD

Bit	numb	er		31 30 2	9 2	8 27	7 26	25	24	23 2	22 2	1 2	0 19	18	17	16 :	15 1	4 13	12	11 :	10 9	9 8	3 7	6	5	4	3	2 :	1 0
Id																							Α	Α	Α	Α	Α /	A A	A A
Res	et			0 0 0	0	0	0	0	0	0 (	0 0	0	0	0	0	0 (	0 0	0	0	0 (	0	0	0	0	0	0	0 (	0	0
Id	RW	Field	Value Id	Value						Des	crip	tion																	
Α	R	RXD								RX	D re	giste	er																

#### Table 270: TXD

Bit	numb	er		31 30 2	29 28	27	26 2	5 24	4 23	22	21	20 1	19 1	B 17	16	15	14	13 1	2 1	1 10	9	8	7	6	5	4	3	21	. 0
Id																							Α	Α	Α	Α	A A	A	Α
Res	et			000	0 0	0	0 0	0	0	0	0	0 (	0 0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value					De	scr	iptic	n																	
Α	RW	TXD							T)	KD r	egis	ter																	

#### **Table 271: FREQUENCY**

Bit r Id Rese	umbe et	er		31 30 A A O O	Α	Α .	Α.	A A	À 4	A A	Α	A	Α	Α	Α	Α	Α	A	Α /	A	Α	Α	A	A	Α.	A A	A A	A A	Α	Α	Α
Id	RW	Field	Value Id	Value	:					D	)es	ript	ion	1																	
Α	RW	FREQUENCY								-	TW	l ma	ste	r clo	ock	freq	uer	псу													
			K100	0x01980000									S																		
			K250	0x04000000								kbp	S																		
			K400	0x06680000								kbp	s (a	actu	al r	ate	410	.256	5 kb	ps)											



#### Table 272: ADDRESS

t number	31 30 29 28 27 26 25 24	4 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
		A A A A A A
eset	0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
RW Field Value Id	Value	Description

A RW ADDRESS Address used in the TWI transfer



# 29 Universal Asynchronous Receiver/Transmitter (UART)




Figure 67: UART configuration

#### 29.1 Functional description

The UART implements support for the following features:

- Full-duplex operation
- · Automatic flow control
- Parity checking and generation for the 9<sup>th</sup> data bit

As illustrated in *Figure 67: UART configuration* on page 151, the UART uses the TXD and RXD registers directly to transmit and receive data. The UART uses one stop bit.

# 29.2 Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UART are mapped to physical pins according to the configuration specified in the PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers respectively. If a value of 0xFFFFFFF is specified in any of these registers, the associated UART signal will not be connected to any physical pin. The PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers and their configurations are only used as long as the UART is enabled, and retained only for the duration the device is in ON mode. PSELRXD, PSELRTS, PSELTRTS and PSELTXD must only be configured when the UART is disabled.

To secure correct signal levels on the pins by the UART when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in *Table 273: GPIO configuration* on page 151.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

**Table 273: GPIO configuration** 

UART pin	Direction	Output value
RXD	Input	Not applicable
CTS	Input	Not applicable
RTS	Output	1
TXD	Output	1

#### 29.3 Shared resources

The UART shares registers and other resources with other peripherals that have the same ID as the UART. Therefore, you must disable all peripherals that have the same ID as the UART before the UART can be configured and used.



Disabling a peripheral that has the same ID as the UART will not reset any of the registers that are shared with the UART. It is therefore important to configure all relevant UART registers explicitly to ensure that it operates correctly.

See the Instantiation table in Instantiation on page 17 for details on peripherals and their IDs.

#### 29.4 Transmission

A UART transmission sequence is started by triggering the STARTTX task. Bytes are transmitted by writing to the TXD register. When a byte has been successfully transmitted the UART will generate a TXDRDY event after which a new byte can be written to the TXD register. A UART transmission sequence is stopped immediately by triggering the STOPTX task.

If flow control is enabled a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as illustrated in *Figure 68: UART transmission* on page 152. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended.




Figure 68: UART transmission

### 29.5 Reception

A UART reception sequence is started by triggering the STARTRX task. The UART receiver chain implements a FIFO capable of storing six incoming RXD bytes before data is overwritten. Bytes are extracted from this FIFO by reading the RXD register. When a byte is extracted from the FIFO a new byte pending in the FIFO will be moved to the RXD register. The UART will generate an RXDRDY event every time a new byte is moved to the RXD register.

When flow control is enabled, the UART will deactivate the RTS signal when there is only space for four more bytes in the receiver FIFO. The counterpart transmitter is therefore able to send up to four bytes after the RTS signal is deactivated before data is being overwritten. To prevent overwriting data in the FIFO, the counterpart UART transmitter must therefore make sure to stop transmitting data within four bytes after the RTS line is deactivated.

The RTS signal will first be activated again when the FIFO has been emptied, that is, when all bytes in the FIFO have been read by the CPU, see *Figure 69: UART reception* on page 153.

The RTS signal will also be deactivated when the receiver is stopped through the STOPRX task as illustrated in *Figure 69: UART reception* on page 153. The UART will be able to receive up to four bytes if they are sent in succession immediately after the RTS signal has been deactivated. This is possible because the UART is, even after the STOPRX task is triggered, able to receive bytes for an extended period equal to the time it takes to send four bytes on the configured baud rate. The UART will generate a receiver timeout event (RXTO) when this period has elapsed.

To prevent loss of incoming data the RXD register must only be read one time following every RXDRDY event.

To secure that the CPU can detect all incoming RXDRDY events through the RXDRDY event register, the RXDRDY event register must be cleared before the RXD register is read. The reason for this is that the UART is allowed to write a new



byte to the RXD register, and therefore can also generate a new event, immediately after the RXD register is read (emptied) by the CPU.




Figure 69: UART reception

As indicated in occurrence 2 in *Figure 69: UART reception* on page 153, the RXDRDY event associated with byte B is generated first after byte A has been extracted from RXD.

#### 29.6 Suspending the UART

The UART can be suspended by triggering the SUSPEND task. SUSPEND will affect both the UART receiver and the UART transmitter, i.e. the transmitter will stop transmitting and the receiver will stop receiving. UART transmission and reception can be resumed, after being suspended, by triggering STARTTX and STARTRX respectively.

Following a SUSPEND task, an ongoing TXD byte transmission will be completed before the UART is suspended.

When the SUSPEND task is triggered, the UART receiver will behave in the same way as it does when the STOPRX task is triggered.

#### 29.7 Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

# 29.8 Using the UART without flow control

If flow control is not enabled the interface will behave as if the CTS and RTS lines are kept active all the time.

# 29.9 Parity configuration

When parity is enabled, the parity will be generated automatically from the even parity of TXD and RXD for transmission and reception respectively.

# 29.10 Register Overview

#### Table 274: Instances

Base address	Peripheral	Instance	Description
0x40002000	UART	UARTO	Universal Asynchronous Receiver/Transmitter



#### **Table 275: Register Overview**

Register	Offset	Description
Tasks		
STARTRX	0x000	Start UART receiver
STOPRX	0x004	Stop UART receiver
STARTTX	0x008	Start UART transmitter
STOPTX	0x00C	Stop UART transmitter
SUSPEND	0x01C	Suspend UART
Events		
CTS	0x100	CTS is activated (set low). Clear To Send.
NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
RXDRDY	0x108	Data received in RXD
TXDRDY	0x11C	Data sent from TXD
ERROR	0x124	Error detected
RXTO	0x144	Receiver timeout
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
ENABLE	0x500	Enable UART
<b>PSELRTS</b>	0x508	Pin select for RTS
PSELTXD	0x50C	Pin select for TXD
<b>PSELCTS</b>	0x510	Pin select for CTS
PSELRXD	0x514	Pin select for RXD
RXD	0x518	RXD register
TXD	0x51C	TXD register
BAUDRATE	0x524	Baud rate
CONFIG	0x56C	Configuration of parity and hardware flow control

# 29.11 Register Details

#### Table 276: INTEN

Bit ı	numbe	er		31 30	29	28 2	7 2	6 25	24	23	22 2	21 2	20	19	18	17 :	16 1	5 1	4 13	12	11	10	9	8	7	6 5	4	3	2	1 0
Id																F							E	ı	)				C	3 A
Res	et			0 0	0	0 0	0	0	0	0	0 (	) (	0	0	0	0 (	) (	0	0	0	0	0	0	0 (	) (	0	0	0	0 (	0 0
Id	RW	Field	Value Id	Value	•					De	scrip	otio	on																	
Α	RW	CTS								En	nable	or	r di	sabl	e ir	nter	rupi	on	CTS	eve	nt									
			Disabled	0						Di	isabl	e																		
			Enabled	1						En	nable	ē																		
В	RW	NCTS								En	nable	or	r di	sabl	e ir	nter	rupt	on	NC	S ev	ven	t								
			Disabled	0		Di	isabl	e																						
			Enabled	1						En	nable	è																		
С	RW	RXDRDY								En	nable	or	r di	sabl	e ir	nter	rupt	on	RXL	RD	<b>Y</b> ev	/ent								
			Disabled	0						Di	isabl	e																		
			Enabled	1						En	nable	•																		
D	RW	TXDRDY									nable		r di	sabl	e ir	nter	rupt	on	TXL	RD	∕ ev	ent								
			Disabled	0						Di	isabl	e																		
			Enabled	1						En	nable	9																		
Ε	RW	ERROR								En	nable	or	r di	sabl	e ir	nter	rupt	on	ERR	OR	eve	nt								
			Disabled	0						Di	isabl	e																		
			Enabled	1						En	nable	9																		
F	RW	RXTO								En	nable	or	r di	sabl	e ir	nter	rupt	on	RX1	O e	ven	t								
			Disabled	0						Di	isabl	е																		
			Enabled	1						En	nable	9																		

#### **Table 277: INTENSET**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

			icci. Wilcii icad tilis icgisto																														
Bit r	numbe	er		31	30	29	28	27	26 2	5 2	24 2	23 22	2 21	1 20	1:	9 18	3 1	7 1	5 15	5 14	1 13	12	11	10	9	8	7	6	5	4 3	2	1	. 0
Id																	F								E		D				С	В	Α
Res	et			0	0	0	0	0	0 0	0	0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0
Id	RW	Field	Value Id	Va	lue						0	Descr	ript	ion																			
Α	RW	CTS										Writ	e '1	l' to	En	nabl	e iı	nter	rup	t oı	า <i>CT</i>	<mark>S</mark> e	ven	t.									
			Enabled	1								Enab	ole																				
В	RW	NCTS									,	Writ	e '1	l' to	En	nabl	e iı	nter	rup	t oı	n No	CTS	eve	nt.									
			Enabled	1								Enab	ole																				
С	RW	RXDRDY										Writ	e '1	l' to	En	nabl	e iı	nter	rup	t oı	ነ <i>Rእ</i>	DR	DY e	ever	nt.								
			Enabled	1								Enab	ole																				
D	RW	TXDRDY									,	Writ	e '1	l' to	En	nabl	e iı	nter	rup	t oı	ו <i>TX</i>	DRI	DY 6	ever	ıt.								
			Enabled	1								Enab	ole																				
Ε	RW	ERROR									,	Writ	e '1	l' to	En	nabl	e iı	nter	rup	t oı	ı <i>ER</i>	RO	R ev	/ent									
			Enabled	1								Enab	ole																				
F	RW	RXTO										Writ	e '1	l' to	En	nabl	e ii	nter	rup	t oı	ነ <i>Rኦ</i>	TO	eve	nt.									
			Enabled	1								Enab	ole																				



#### **Table 278: INTENCLR**

 $\textbf{Note:} \ \ \text{Write '0' has no effect. When read this register will return the value of } \textit{INTEN}.$ 

	numbe	er		31	30 2	29 2	8 27	7 26	25	24	23 2	22 2	1 2	0 1	19 1	18 1	7 1	6 1	5 14	1 13	12	11		_	_		6	5 4	4 3		1	0
Id																F								E		D				С	В	Α
Res	et			0	0 (	0	0	0	0	0	0 (	0 0	0	) (	0	) (	0	0	0	0	0	0	0	0	0 (	) (	0 0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue						Des	crip	tio	n																		
Α	RW	CTS									Wr	ite '	1' t	οС	lear	r in	terr	upt	on	CTS	eve	ent.										
			Disabled	1							Dis	able	•																			
В	RW	NCTS									Wr	ite '	1' t	o C	lear	r in	terr	upt	on	NC	<b>S</b> e	ven	t.									
			Disabled	1							Dis	able	•																			
С	RW	RXDRDY									Wr	ite '	1' t	o C	lear	r in	terr	upt	on	RXL	RD	<b>Y</b> e	/ent									
			Disabled	1							Dis	able	•																			
D	RW	TXDRDY									Wr	ite '	1' t	οС	lear	r in	terr	upt	on	TXL	RD	<b>Y</b> ev	ent.									
			Disabled	1							Dis	able	•																			
Ε	RW	ERROR									Wr	ite '	1' t	o C	lear	r in	terr	upt	on	ERF	OR	eve	nt.									
			Disabled	1							Dis	able	•																			
F	RW	RXTO									Wr	ite '	1' t	οС	lear	r in	terr	upt	on	RX1	<mark>0</mark> е	ver	ıt.									
			Disabled	1							Dis	able																				

#### Table 279: ERRORSRC

Note: Individual bits are cleared by writing a '1' to the bits that shall be cleared. Writing a '0' will have no effect.

Bit	numb	er	· · ·	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3	2	1 0
ld					D	С	ВА
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0	0	0 0
Id	RW	Field	Value Id	Value Description			
Α	RW	OVERRUN		Overrun error			
				A start bit is received while the previous data still lies in RXD.			
				(Previous data is lost.)			
			NotPresent	0 Read: error not present			
			Present	1 Read: error present			
_			Clear	1 Write: clear error on writing '1'			
В	RW	PARITY		Parity error			
				A character with bad parity is received, if HW parity check is			
			Nathana	enabled.			
			NotPresent Present	0 Read: error not present 1 Read: error present			
			Clear	1 Write: clear error on writing '1'			
С	R\M/	FRAMING	Cicai	Framing error occurred			
•		110 11011110		A valid stop bit is not detected on the serial data input after a	ı		
				bits in a character have been received.	•		
			NotPresent	0 Read: error not present			
			Present	1 Read: error present			
			Clear	1 Write: clear error on writing '1'			
D	RW	BREAK		Break condition			
				The serial data input is '0' for longer than the length of a data			
				frame. (The data frame length is 10 bits without parity bit, and	ł		
				11 bits with parity bit.).			
			NotPresent	0 Read: error not present			
			Present	1 Read: error present			
			Clear	1 Write: clear error on writing '1'			

#### Table 280: ENABLE

Bit	numb	er		31 30	29	28	27 2	6 2	5 24	1 2:	3 22	2 21	. 20	19	18	17	16 :	15 :	L4 1	3 1	2 11	L 10	9	8	7	6	5	4	3	2	1 0
Id																														A A	A A
Res	et			0 0	0	0	0 0	0	0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0	0	0	0 (	0 0
Id	RW	Field	Value Id	Value						D	esci	ript	ion																		
Α	RW	ENABLE								Е	nab	ole d	or di	isat	le L	JAR	T														
			Disabled	0							Disal	ble	UAF	RT																	
			Enabled	4						Е	nab	ole (	JAR	Т																	

#### Table 281: PSELRTS

Bit	numb	er		31	1 30	29	28	27	26	25	24	23	22 2	21 2	20 1	9 18	3 17	16	15	14	13 :	12 1	l1 10	9	8	7	6	5	4	3	2	1 0
Id				Α	Α	Α	Α	Α	Α	Α	Α	Α	A A	۱ ۱	4 A	Α	Α	Α	Α	Α	A .	A A	A ۸	Α	Α	Α	Α	Α	Α	Α.	A A	А А
Res	et			1	1	1	1	1	1	1	1	1	1 1	L 1	l 1	1	1	1	1	1	1	1 1	l 1	1	1	1	1	1	1	1	1 :	1 1
Id	RW	Field	Value Id	Va	alue	•						Des	scrip	tio	n																	
Α	RW	PSELRTS		[0	31	.]						Pir	nu	mb	er co	nfi	gura	itio	n fo	r U	١RT	RTS	sign	ıal								
			Disconnected	0>	(FFF	FFF	FF					Dis	scon	neo	ct																	

#### Table 282: PSELTXD

Rit	numb	er		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id						A																													- 7
Res	et			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Id	RW	Field	Value Id	Va	alue	•						De	scr	pti	on																				
Α	RW	PSELTXD		[0	31	[]						Pi	n n	um	ber	cor	nfig	ura	tio	n fo	r U	AR٦	(T	(D s	ign	al									
			Disconnected	0>	(FFF	FFF	FF					D	isco	nne	ect																				



#### Table 283: PSELCTS

Bit	number		31 30 29 28 27 3	26 25 24 23	22 21 20	19 18 1	7 16 1	5 14 13	12 11	10 9	8	7 6	5	4 3	2	1 0
Id			A A A A A A	A A A A	ААА	AAA	AA	A A	A A	А А	A 4	A	Α	А А	Α	А А
Res	et		11111:	1 1 1 1	1 1 1	1 1 1	1 1	1 1	1 1	1 1	1 1	. 1	1	1 1	1	1 1
Id	RW Field	Value Id	Value	De	cription											
Α	RW PSELO	TS	[031]	Pi	number	configu	ration f	or UAR	T CTS si	gnal						,
		Disconnected	0xFFFFFFF	Di	connect											

#### Table 284: PSELRXD

Bit	numb	er		31 30	29	28	27 20	5 25	24	23	22 2	1 20	0 19	18	17 1	6 1	5 14	13	12 1	1 10	9	8	7	6	5	4 3	2	1	0
Id				A A	Α	A	А А	Α	Α	Α	A A	Α	Α	Α .	4 <i>A</i>	۱ A	Α	Α	A 4	A	Α	Α	Α	Α.	A /	۱ A	Α	Α	Α
Res	et			1 1	1	1 :	1 1	1	1	1	1 1	1	1	1 :	1 1	. 1	1	1	1 1	1	1	1	1	1	1 1	1	1	1	1
Id	RW	Field	Value Id	Value	!					De	scrip	tion	ı																
Α	RW	PSELRXD		[031	]					Pir	nun	nbe	r coi	nfigu	rati	on f	or U	ART	RXE	) sigr	ıal								
			Disconnected	Oxeee	FFFF	F				Di	sconi	nect																	

#### Table 285: RXD

Bit	ոսmb	er		31 30 2	9 28 2	7 26	25 2	4 23	22 2	21 2	0 19	18	17	16 1	5 1	4 13	12	11 10	9	8	7	6	5 4	3	2	1 (	)
Id																					A	4 4	۱ A	Α	Α	A A	1
Res	et			0 0 0	0 0	0 (	0 0	0	0 (	0	0	0	0	0 0	0	0	0	0 0	0	0	0 (	) (	0	0	0	0 0	1
Id	RW	Field	Value Id	Value				De	escrip	tior	1																ı
Α	R	RXD						R	X dat	a re	ceive	ed ir	n pre	evio	us ti	rans	fers.	doub	le b	uffe	red						Т

#### Table 286: TXD

Bit ı	numbe	er		31 30 2	9 28 2	27 26	25	24 2	23 22	2 21	20	19 :	l8 1	7 16	15	14 1	3 12	2 11	10	9	8	6	- 5	4	3	2 1	1 0
Id																					Α	Α	Α	Α	A 4	A	A
Res	et			0 0 0	0 0	0 (	0	0 0	0	0	0	0 (	0	0	0	0 0	0	0	0	0 (	0 0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value				0	Desc	ripti	on																
Α	RW	TXD							TX d	ata 1	to b	e tra	nsfe	rre	t												

#### **Table 287: BAUDRATE**

Id Rese				A A A A A A A 0 0 0 0 0 1 0	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A A A A A A A A A A A A A A A A
Id	RW	Field	Value Id	Value	Description
Α	RW	BAUDRATE			Baud-rate
			Baud1200	0x0004F000	1200 baud (actual rate: 1205)
			Baud2400	0x0009D000	2400 baud (actual rate: 2396)
			Baud4800	0x0013B000	4800 baud (actual rate: 4808)
			Baud9600	0x00275000	9600 baud (actual rate: 9598)
			Baud14400	0x003B0000	14400 baud (actual rate: 14414)
			Baud19200	0x004EA000	19200 baud (actual rate: 19208)
			Baud28800	0x0075F000	28800 baud (actual rate: 28829)
			Baud31250	0x00800000	31250 baud
			Baud38400	0x009D5000	38400 baud (actual rate: 38462)
			Baud56000	0x00E50000	56000 baud (actual rate: 55944)
			Baud57600	0x00EBF000	57600 baud (actual rate: 57602)
			Baud76800	0x013A9000	76800 baud (actual rate: 76797)
			Baud115200	0x01D7E000	115200 baud (actual rate: 115204)
			Baud230400	0x03AFB000	230400 baud (actual rate: 230393)
			Baud250000	0x04000000	250000 baud
			Baud460800	0x075F7000	460800 baud
			Baud921600	0x0EBEDFA4	921600 baud (actual rate: 921585)
			Baud1M	0x10000000	1Mega baud

#### Table 288: CONFIG

Bit I Id Res	numbo et	er																		В	3 E	1 0 B A 0 0
Id	RW	Field	Value Id	Va	lue			De	scri	ptio	n											
Α	RW	HWFC						На	ırdv	vare	flo	ow (	cont	trol								
			Disabled	0				Di	sab	led												
			Enabled	1				Er	abl	ed												
В	RW	PARITY						Pa	rity	,												
			Excluded	0x	0			Ex	clu	de p	arii	ty b	it									
			Included	0x	7			In	cluc	le p	arit	y b	it									



# 30 Quadrature Decoder (QDEC)




Figure 70: Quadrature decoder configuration

# 30.1 Functional description

The Quadrature Decoder (QDEC) can be used for decoding the output of an off-chip quadrature encoder. The QDEC provides the following:

- Decoding of digital waveform from off-chip quadrature encoder.
- Sample accumulation eliminating hard real-time requirements to be enforced on application.
- · Optional input debounce filters.
- Optional LED output signal for optical encoders.

#### 30.1.1 Pin configuration

The different signals: Phase A, Phase B, and LED, are mapped to physical pins according to the configuration specified in the PSELA, PSELB, and PSELLED registers respectively. If a value of 0xFFFFFFFF is specified in any of these registers, the associated signal will not be connected to any physical pin. The PSELA, PSELB, and PSELLED registers and their configurations are only used as long as the QDEC is enabled, and retained only as long as the device is in ON mode.

To secure correct behavior in the QDEC, the pins used by the QDEC must be configured in the GPIO peripheral as described in *Table 289: GPIO configuration* on page 158 prior to enabling the QDEC. This configuration must be retained in the GPIO for the selected IOs as long as the QDEC is enabled.



Only one peripheral can be assigned to drive a particular GPIO pin at a time, failing to do so may result in unpredictable behavior.

**Table 289: GPIO configuration** 

QDEC signal	QDEC pin	Direction	Output value
Phase A	As specified in PSELA	Input	Not applicable
Phase B	As specified in PSELB	Input	Not applicable
LED	As specified in PSELLED	Input	Not applicable

#### 30.1.2 Sampling and decoding

The off-chip quadrature encoder is an incremental motion encoder outputting two waveforms; phase A and phase B. The two output waveforms are always 90 degrees out of phase, meaning that one always changes level before the other. The direction of movement is indicated by which of these two waveforms that changes level first. Invalid transitions may occur, that is when the two waveforms switch simultaneously. This may occur if the wheel rotates too fast relative to the sample rate set for the decoder.

The QDEC decodes the output from the off-chip encoder by sampling the QDEC phase input pins (A and B) at a fixed rate as specified in the SAMPLEPER register.

When started, the decoder continuously samples the two input waveforms and decodes these by comparing the current sample pair (n) with the previous sample pair (n-1).

The decoding of the sample pairs is described in Table 290: Sampled value encoding on page 158.

Table 290: Sampled value encoding

Previous sample - 1)	ous le pair(n	Curro	ent oles pair(n)	SAMPLE register	ACC operation	ACCDBL operation	Description
Α	В	Α	В				
0	0	0	0	0	No change	No change	No movement
0	0	0	1	1	Increment	No change	Movement in positive direction
0	0	1	0	-1	Decrement	No change	Movement in negative direction
0	0	1	1	2	No change	Increment	Error: Double transition
0	1	0	0	-1	Decrement	No change	Movement in negative direction
0	1	0	1	0	No change	No change	No movement
0	1	1	0	2	No change	Increment	Error: Double transition
0	1	1	1	1	Increment	No change	Movement in positive direction
1	0	0	0	1	Increment	No change	Movement in positive direction
1	0	0	1	2	No change	Increment	Error: Double transition
1	0	1	0	0	No change	No change	No movement
1	0	1	1	-1	Decrement	No change	Movement in negative direction
1	1	0	0	2	No change	Increment	Error: Double transition
1	1	0	1	-1	Decrement	No change	Movement in negative direction
1	1	1	0	1	Increment	No change	Movement in positive direction
1	1	1	1	0	No change	No change	No movement

#### 30.1.3 LED output

The LED output follows the sample period and the LED is switched on a given period prior to sampling and switched off immediately after the inputs are sampled. The period the LED is switched on prior to sampling is given in the LEDPRE register.

The LED output pin polarity is specified in the LEDPOL register.

For using off-chip mechanical encoders not requiring a LED, the LED output can be disabled by writing 0xFFFFFFFF to the PSELLED register. In this case the QDEC will not acquire access to a LED output pin and the pin can be used for other purposes by the CPU.

#### 30.1.4 Debounce filters

Each of the two phase inputs have digital debounce filters. When enabled through the DBFEN register, the filter inputs are sampled at a fixed 1 MHz frequency during the entire sample period (which is specified in the SAMPLEPER register), and the filters require all of the samples within this sample period to equal before the input signal is accepted and transferred to the output of the filter.

As a result, only input signal with a steady state longer than twice the period specified in SAMPLEPER are guaranteed to pass through the filter, and any signal with a steady state shorter than SAMPLEPER will always be suppressed by



the filter. (This is assumed that the frequency during the debounce period never exceeds 500 kHz (as required by the Nyquist theorem when using a 1 MHz sample frequency).

**Note:** The LED will always be ON when the debounce filters are enabled, as the inputs in this case will be sampled continuously.

#### 30.1.5 Accumulators

The quadrature decoder contains two accumulator registers, ACC and ACCDBL, that accumulate respectively valid motion sample values and the number of detected invalid samples (double transitions).

The ACC register will accumulate all valid values (1/-1) written to the SAMPLE register. This can be useful for preventing hard real-time requirements from being enforced on the application. When using the ACC register the application does not need to read every single sample from the SAMPLE register, but can instead fetch the ACC register whenever it fits the application. The ACC register will always hold the relative movement of the external mechanical device since the previous clearing of the ACC register. Sample values indicating a double transition (2) will not be accumulated in the ACC register.

An ACCOF event will be generated if the ACC receives a SAMPLE value that would cause the register to overflow or underflow. Any SAMPLE value that would cause an ACC overflow or underflow will be discarded, but any samples not causing the ACC to overflow or underflow will still be accepted.

The accumulator ACCDBL accumulates the number of detected double transitions since the previous clearing of the ACCDBL register.

The ACC and ACCDBL registers can be cleared by the READCLRACC and subsequently read using the ACCREAD and ACCDBLREAD registers.

The REPORTPER register allows automating the capture of several samples before sending out a REPORTRDY event in case a non-null displacement has been captured and accumulated. The REPORTPER field in this register selects after how many samples the accumulator content is evaluated to send (or not) a REPORTRDY event.

#### 30.1.6 Output/input pins

The QDEC uses a 3 pin interface to the off-chip quadrature encoder.

These pins will be acquired when the QDEC is enabled in the ENABLE register. The pins acquired by the QDEC cannot be written by the CPU, but they can still be read by the CPU.

The pin numbers to be used for the QDEC are selected using the PSELn registers.

### 30.2 Register Overview

#### Table 291: Instances

Base address	Peripheral	Instance	Description
0x40012000	QDEC	QDEC	Quadrature Decoder

#### **Table 292: Register Overview**

Register	Offset	Description
Tasks		
START	0x000	Task starting the quadrature decoder
STOP	0x004	Task stopping the quadrature decoder
READCLRACC	0x008	Read and clear ACC and ACCDBL
Events		
SAMPLERDY	0x100	Event being generated for every new sample value written to the SAMPLE register
REPORTRDY	0x104	Non-null report ready
ACCOF	0x108	ACC or ACCDBL register overflow
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ENABLE	0x500	Enable the quadrature decoder
LEDPOL	0x504	LED output pin polarity
SAMPLEPER	0x508	Sample period
SAMPLE	0x50C	Motion sample value
REPORTPER	0x510	Number of samples to be taken before a REPORTRDY event is generated



Register	Offset	Description
ACC	0x514	Register accumulating the valid transitions
ACCREAD	0x518	Snapshot of the ACC register, updated by the READCLRACC task
PSELLED	0x51C	GPIO pin number to be used as LED output
PSELA	0x520	GPIO pin number to be used as Phase A input
PSELB	0x524	GPIO pin number to be used as Phase B input
DBFEN	0x528	Enable input debounce filters
LEDPRE	0x540	Time period the LED is switched ON prior to sampling
ACCDBL	0x544	Register accumulating the number of detected double transitions
ACCDBLREAD	0x548	Snapshot of the ACCDBL, updated by the READCLRACC task

# 30.3 Register Details

#### Table 293: SHORTS

Bit i	numb	er		31 30	29 2	28 2	7 26	25	24	23 2	22 2	21 2	0 1	9 18	3 17	16	15	<b>14</b> 1	3 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																													В	3 A
Res	et			0 0	0 0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0	0 (	0	0
Id	RW	Field	Value Id	Value						Des	crip	tior	1																	
Α	RW	REPORTRDY_READCLRACO								Sho	rtc	ut b	etw	/een	RE	POF	TRL	)Y e	/en	t an	d <i>RE</i>	AD	CLR	4 <i>CC</i>	tas	sk				
			Disabled	0						Dis	able	e sh	orto	cut																
			Enabled	1						Ena	ble	sho	rtc	ut																
В	RW	SAMPLERDY_STOP								Sho	rtc	ut b	etw	/een	SA	ΜPI	LERL	)Y e	ven	t an	d <b>57</b>	OP	task							
			Disabled	0						Dis	able	e sh	orto	cut																
			Enabled	1						Ena	ble	sho	rtc	ut																

#### Table 294: INTEN

Bit r	numbe	er		31	30 2	29	28 2	7 2	6 25	5 24	1 23	22	21	20	19	18 1	17 1	16 :	L5 1	4 1	3 1	2 1:	1 10	9	8	7	6	5	4	3	2 C	1 B /	0 A
Res	et			0	0 (	0	0 0	0	0	0	0	0	0	0	0 (	) (	) (	) (	) (	0	0	0	0	0	0	0	0	0	0	0	0	0 (	)
Id	RW	Field	Value Id	Va	lue						De	scri	iptic	on																			
Α	RW	SAMPLERDY	Disabled	0							D	isab		r dis	sabl	e in	teri	up	t on	SA	MP	LER	DY∈	ver	nt								
			Enabled	1							Er	nabl	le																				
В	RW	REPORTRDY	Disabled Enabled	0							Di	nabl isab nabl		r dis	sabl	e in	teri	rup	t on	REI	POF	RTRI	DY e	ven	t								
С	RW	ACCOF	Disabled Enabled	0							Di	nabl isab nabl		r dis	sabl	e in	teri	rup	t on	AC	COI	ev	ent										

#### Table 295: INTENSET

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Note. Write o nasho e	nect. When read this registe	ı vv	11111	···		LIIC	vaic	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	/	1 -	• •																							
Bit	numb	er		31	L 30	29	28	B 27	26	25	24	23	22	21	20	19	18	1	7 1(	5 1	5 1	4 1	3 1	12 :	l1 :	10	9	8	7	6	5	4	3	2	1	0
Id																																		С	В	A
Res	et			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(	) (	) (	0 (	)	0 (	)	0	0	0	0	0	0 (	)
Id	RW	Field	Value Id	Va	alue							De	scri	ptic	on																					П
Α	RW	SAMPLERDY										W	rite	'1'	to	En	able	e ir	iter	rup	t o	n <u>S</u>	ΑN	1PL	ERL	DΥ e	ve	nt.								
			Enabled	1								Er	abl	e																						
В	RW	REPORTRDY										W	rite	'1'	to	Ena	able	e ir	iter	rup	t o	n R	ΕP	OR'	TRE	)Y e	ve	nt.								
			Enabled	1								Er	abl	e																						
С	RW	ACCOF										W	rite	'1'	to	En	able	e ir	ter	rup	t o	n A	СС	OF	eve	ent.										
			Enabled	1								Er	abl	e																						

#### **Table 296: INTENCLR**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

			meeti winem read tino regiote																														
Bit r	numbe	er		31 3	0 29	9 2	28 27	7 2(	5 25	24	23	22	21 :	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0
Id																															(	: E	3 A
Res	et			0 0	0	0	0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0 (
Id	RW	Field	Value Id	Valu	e						De	scri	ptio	n																			
Α	RW	SAMPLERDY									W	rite	'1' 1	to (	Clea	ar i	ntei	rup	ot o	n <u>S</u>	4M	PLE	RD	<b>Y</b> ev	ent	:.							
			Disabled	1							Di	sabl	le																				
В	RW	REPORTRDY									W	rite	'1' 1	to (	Clea	ar i	ntei	rup	ot o	n R	EPC	ORT	'RD'	<b>Y</b> ev	ent								
			Disabled	1							Di	sabl	le																				
С	RW	ACCOF									W	rite	'1' 1	to (	Clea	ar i	ntei	rup	ot o	n A	CC	OF 6	eve	nt.									
			Disabled	1							Di	sabl	le																				

#### Table 297: ENABLE

Bit ı	numb	er		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					Α
Res	et			0 0 0 0 0 0 0	
Id	RW	Field	Value Id	Value	Description
Α	RW	ENABLE			Enable or disable the quadrature decoder



Bit number Id		31 30 29 28 27 2	26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A
Reset		0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ld RW Field	Value Id	Value	Description
			When enabled the decoder pins will be active. When disabled
			the quadrature decoder pins is not active and can be used as
			GPIO .
	Disabled	0	Disable
	Enabled	1	Enable

#### Table 298: LEDPOL

Bit	numl	oer		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4	3	2 1 0
Id							Α
Res	et			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0	0 0	0 0
Id	RW	Field	Value Id	Value Description			
Α	RW	LEDPO	L	LED output pin polarity			
			ActiveLow	0 Led active on output pin low			
			ActiveHigh	1 Led active on output pin high			

#### **Table 299: SAMPLEPER**

Bit i	numb	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 A A /	0 A
Res	et				)
Id	RW	Field	Value Id	Value Description	
Α	RW	SAMPLEPER		Sample period. The SAMPLE register will be updated for every new sample	
			128us	0 128 us	
			256us	1 256 us	
			512us	2 512 us	
			1024us	3 1024 us	
			2048us	4 2048 us	
			4096us	5 4096 us	
			8192us	6 8192 us	
			16384us	7 16384 us	

#### Table 300: SAMPLE

Bit num	nber	3	1 30	29 2	28 2	7 26	25	24	23 2	22 2:	1 20	19	18	17	16	15	14	13	12 :	11 1	.0 9	9 8	7	6	5	4	3 2	2 1	0
Id		A	<b>A</b> A	A A	А А	Α	Α	Α	Α /	A A	Α	Α	Α	Α	Α	Α	Α	Α	A A	A <i>A</i>	A	Α	Α	Α	Α	Α	A A	A	Α
Reset		0	0 (	0 (	0 0	0	0	0	0 (	0 (	0	0	0	0	0	0	0	0	0 (	0 0	0	0	0	0	0	0	0 0	0	0
Id R\	W Field	Value Id V	/alue						Des	cript	ion																		
A R	SAMPLE	[-	-12]						Las	t mo	tior	ı saı	mpl	e															
										valı ectio					•				,			_	_		e				

transition.

#### Table 301: REPORTPER

Bit n	umbe	er		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 A A A
Rese	t			0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value Description
A	RW	REPORTPER	10Smpl 40Smpl 80Smpl 120Smpl 160Smpl 200Smpl 240Smpl 280Smpl	Specifies the number of samples to be accumulated in the ACC register before the REPORTRDY event can be generated The report period in [us] is given as: RPUS = SP * RP Where RPUS is the report period in [us/report] SP is the sample period in [us/sample] specified in SAMPLEPERRP is the report period in [samples/report] specified in REPORTPER.  0 10 samples / report 1 40 samples / report 2 80 samples / report 3 120 samples / report 4 160 samples / report 5 200 samples / report 6 240 samples / report 7 280 samples / report

#### Table 302: ACC

Bit	numb	er		31	30 2	9 2	8 27	26	25	24 2	3 2	2 21	20	19	18	17	16	15	14 1	l3 1	2 1:	1 10	9	8	7	6	5	4	3 2	2 1	. 0
Id				A	A A	Α	Α	Α	Α.	A A	\ A	A	Α	Α	Α	Α	Α	Α.	A A	A A	Α	Α	Α	Α	Α	Α.	A A	A A	A A	Α	Α
Res	et			0 (	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0 (	0 (	0	0	0	0	0	0	0 (	0 (	0 0	0	0
Id	RW	Field	Value Id	Val	ıe					C	eso	cript	ion																		
Α	R	ACC		[-10	24	102	3]			- 1	Reg	ister	ac	cum	ıula	ting	all	vali	d sa	mp	les (	not	dοι	ıble	tra	nsit	ion	)			

read from the RENC (in the SAMPLE register)
Double transitions ( SAMPLE = 2 ) will not be accumulated in
this register. The value is a 32 bit 2's complement value. If a
sample that would cause this register to overflow or underflow



Bit number		31	30	29 2	8 2	7 26	25	24	23	22 2	1 2	0 19	18	17	16 :	15 1	4 1	3 12	11	10	9	8	7 (	6 5	5 4	3	2	1 0
Id		Α	Α.	A A	۱ A	Α	Α	Α	Α	A 4	\ A	Α	Α	Α	A	4 4	۱ A	Α	Α	A	A A	4 4		A	Α	Α	A	A A
Reset		0	0	0 0	0	0	0	0	0	0 0	0	0	0	0	0 (	) (	0	0	0	0 (	0 (	0 0	0	0	0	0	0 (	0 0
ld RW Field	Value Id	Va	lue						Des	scrip	tio	1																

is received, the sample will be ignored and an overflow event ( ACCOF ) will be generated. The ACC register is cleared by triggering the READCLRACC task.

#### Table 303: ACCREAD

Bit	num	ıbe	r		31 30	29	9 2	8 2	7 26	5 25	24	23	22	21	20 1	L9 1	8 1	7 1	6 1	5 14	l 13	12	11	10	9	8	7	6	5	4 3	3 2	1	0
Id					A A	Α	Α	Α	Α	Α	Α	Α	Α	Α.	A A	۱ ۸	A A	۱ A	Α	Α	Α	Α	Α	Α	Α	Α.	Α.	A .	A	<b>A</b> A	Α	Α	Α
Res	et				0 0	0	0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0	0	0	0 (	0 (	0 0	0	0	0
Id	RV	N	Field	Value Id	Valu	е						De	scri	ptic	n																		
Α	R		ACCREAD		[-102	41	102	[3]							of t			,	_		ed v	whe	n th	ne R	REAI	DCL	RAC	CC t	ask				

is triggered

#### Table 304: PSELLED

Bit	numb	er		31 30	29 28	8 27	26	25 2	24 2	23 2	2 2:	L 20	19	18	17 1	6 1	5 14	13 1	.2 1	1 10	9	8	7	6 !	54	3	2	1	0
Id				A A .	А А	Α	Α /	A <i>A</i>	A A	A A	Α	Α	Α	Α.	A A	۱ A	Α	A 4	۱ A	Α	Α	Α.	Α.	A A	A	Α	Α.	A	Α
Re	set			1 1	1 1	1	1 :	1 1	l 1	1	. 1	1	1	1	1 1	. 1	1	1 1	. 1	1	1	1	1	1 1	. 1	1	1	1 :	1
Id	RW	Field	Value Id	Value					D	Desc	ript	ion																	
Α	RW	PSELLED		[031]					(	GPI	Орі	ท ทเ	ımb	er t	o be	use	d as	LED	outp	out.	Wri	ting	the	val	ue				
									(	0xF	FFFF	FFF	will	dis	able	this	out	put.											

#### Table 305: PSELA

Bit	nu	mbe	er		31 30	29	28	27	26 2	25 2	4 2	3 22	21	20	19	18 :	17 1	16 1	5 14	13	12 :	11 1	0 9	8	7	6	5	4	3 2	2 1	0
Id					AA	Α	Α	Α.	A /	A A	۱ A	Α	Α	Α	Α	A	A A	A A	Α	Α	A	A 4	Α	Α	Α	Α	Α	Α.	А А	Α	Α
Res	et				1 1	1	1	1	1 1	l 1	. 1	1	1	1	1	1 :	1 1	1	1	1	1	1 1	1	1	1	1	1	1	1 1	1	1
Id	F	RW	Field	Value Id	Value						D	escr	ipti	on																	
Α	F	RW	PSELA		[031]								•					use this		Pha ut.	ise A	۱np	ut.	Wri	ting	the	val	lue			
				Disconnected	0xFFFF	FF	FF					Disco	onne	ect																	

#### Table 306: PSELB

Bit ı	num	be	r		31	30	29	2	8 2	7 2	6 2	5 2	24 2	3 2	22 2	1 2	20 1	19 :	18 1	L <b>7</b> 1	16 1	L <b>5</b> 1	L4 1	l <b>3</b> 1	2 1	1 10	9	8	7	6	5	4	3	2	1	0
Id					Α	Α	Α	Α	Α		A	A	A A		A A		<b>A</b> A	١,	A A	4 /	4 4	۱,	4 4	A A	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α.	4
Res	et				1	1	1	1	1	. 1	. 1	1	l 1	. 1	l 1	. 1	. 1	L 1	1 1	L 1	L 1	L 1	L 1	۱ 1	. 1	1	1	1	1	1	1	1	1	1	1	L
Id	RW	/	Field	Value Id	Va	alue	е						C	)es	crip	tio	n																			
Α	RW	/	PSELB		[0	31	1]						(	GPI	Ор	in r	านท	nbe	er to	be	us	ed a	as P	has	е В	inpı	ıt. ۱	Vrit	ing	the	va	lue				Π
													(	OxF	FFF	FFF	Fw	vill (	disa	ble	thi	s ir	put	t.												
				Disconnected	0>	FFF	FFFI	FFF	:				- 1	Dis	coni	nec	t																			

#### Table 307: DBFEN

Bit n	umbe	er		31 3	0 2	9 2	8 27	7 26	25	24	23	22 2	21 2	20 1	ا 19	8 1	7 16	5 15	5 14	13	12	<b>11</b> 1	LO	9	87	' 6	5	4	3	2	1	0
Id																															1	٨
Rese	t			0 0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0	0 (	) (	) (	0	0	0	0	0	0	0 (	)
Id	RW	Field	Value Id	Valu	ıe						Des	crip	otio	n																		
Α	RW	DBFEN									En	able	inp	out	deb	oun	ice t	filte	rs													
			Disabled	0							De	bou	ince	inp	out 1	filte	rs d	isal	oled													
			Enabled	1							De	bou	ınce	inp	out 1	filte	rs e	nab	led													
			Enabled	1							De	bou	ınce	int	out	ilte	rs e	nab	oled													

#### Table 308: LEDPRE

Bi	t number	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A A A A A A
Re	eset	0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW Field Value Io	Value	Description
Α	RW LEDPRE	[0511]	Period in us the LED is switched on prior to sampling

#### Table 309: ACCDBL

Bit	numb	er		31 30 29 28 27 26 25 2	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					A A A A
Res	et			00000000	000000000000000000000000000000000000000
Id	RW	Field	Value Id	Value	Description
Α	R	ACCDBL		[015]	Register accumulating the number of detected double or illegal
					transitions. ( SAMPLE = 2 ).

When this register has reached its maximum value the accumulation of double / illegal transitions will stop. An overflow event ( ACCOF ) will be generated if any double or illegal transitions are detected after the maximum value was



Bit number		31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A A A A
Reset		000000	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
			reached. This field is cleared by triggering the READCLRACC

reached. This field is cleared by triggering the READCLRACC task.

#### **Table 310: ACCDBLREAD**

Bit	numb	er		31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id					АААА
Res	et			0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id	RW	Field	Value Id	Value	Description
		Ticiu	value la	Vulue	Description



# 31 Analog to Digital Converter (ADC)




Figure 71: Analog to digital converter

#### 31.1 Functional description

#### 31.1.1 Usage

An ADC conversion is started by using the START task, either by writing the task register directly from the CPU or by triggering the task through the PPI.

During sampling the ADC will enter a busy state. The ADC busy/ready state can be monitored via the BUSY register.

When the ADC conversion is completed, an END event will be generated and the result of the conversion can be read from the RESULT register.

When the ADC conversion is completed, the ADC analog electronics power down to save power.

#### 31.1.2 One-shot / continuous operation

The ADC itself only supports one-shot operation, this means every single conversion has to be explicitly started using the START task.

However, continuous ADC operation can be achieved by continuously triggering the START task from, for example, a timer through the PPI.

#### 31.1.3 Configuration

All parameters such as input selection, reference selection, resolution, pre-scaling etc. are configured using the CONFIG register. It is important to configure all relevant ADC registers explicitly to secure that it operates correctly.

The user can use the PSEL register to select one of the analog input pins, AINO through AIN7, as input for the ADC. See the device product specification for more information about which analog pins are available on a particular device. The selected analog pin will be acquired by the ADC when it is enabled through the ENABLE register, see *GPIO* chapter for more information on how analog pins are selected.

Note: It is not allowed to configure the ADC during an on-going ADC conversion (ADC busy).

#### 31.1.4 Input voltage range

It is very important you configure the ADC so the input voltage range and the ADC voltage range is matching.

If the input voltage range is lower than the ADC voltage range, the resolution will not be fully utilized.



If the input voltage range is higher than the ADC voltage range, all values above the maximum ADC voltage range will be limited to the maximum value, also called the saturation point.

Input voltage range and saturation point depends on the configured ADC reference voltage and the chosen prescaling. If the 1.2 V VBG internal reference voltage is used with 1/1 prescaling, the ADC range will be 0-1.2 V with a saturation point of 1.2 V. This means that your AIN signal with 1/1 prescaling should be in the range 0-1.2 V in order to obtain proper conversion. Input above 1.2 V will be converted to the maximum ADC value. However, if you use, for example, 1/3 prescaling for your AIN input the input is scaled down to 1/3. The effect is that your AIN voltage range is 0 - 3.6 V because the 3.6 V input voltage is scaled down to 3.6/3 = 1.2 V. *Table 311: Saturation point examples* on page 165 shows the ADC range for different reference voltages and prescalers.

**Table 311: Saturation point examples** 

Reference	Prescaling	ADC range
1.2 V VBG	1	0 - 1.2 V
1.2 V VBG	2/3	0 - 1.8 V
1.2 V VBG	1/3	0 - 3.6 V
1.0 V AREF	1	0 - 1.0 V
1.0 V AREF	2/3	0 - 1.5 V
1.0 V AREF	1/3	0 - 3.0 V
VDD 3.0 V, VDD 1/2	1	0 - 1.5 V

#### Voltage divider

There are two rules to follow to find the maximum input voltage allowed on the AIN pins:

- **Rule 1:** The ADC should not be exposed to higher voltage than 2.4 V on an AIN pin with no prescaling setting (prescaling = 1).
- **Rule 2:** A GPIO pin must not be exposed to higher voltage than VDD + 0.3 V, according to the Absolute maximum ratings in the nRF51x22 Product Specification.

For example, when using 2/3 prescaling, you can expose 2.4 V / (2/3) = 3.6 V to an AIN pin. To not violate rule 2, VDD must be 3.3 V or higher.

Table 2 shows examples on maximum voltages that can be exposed to an ADC AIN pin, depending on the supply voltage and your prescaling settings

Table 312: AIN maximum voltage examples

Supply voltage	Prescaling	AIN max. voltage	Rule limitation	
3.6 V	1	2.4 V	Rule 1	
3.6 V	2/3	3.6 V	Rule 1	
3.6 V	1/3	3.9 V	Rule 2	
3.3 V	1	2.4 V	Rule 1	
3.3 V	2/3	3.6 V	Rule 1 and Rule 2	
3.3 V	1/3	3.6 V	Rule 2	
1.8 V	1	2.1 V	Rule 2	
1.8 V	2/3	2.1 V	Rule 2	
1.8 V	1/3	2.1 V	Rule 2	

If the signal you want to measure is above the maximum allowed AIN voltage, a voltage divider must be used. See *Using a voltage divider to lower ADC input voltage* on page 165.

#### 31.1.5 Using a voltage divider to lower ADC input voltage

If a sensor or battery has output voltage above the ADC voltage range, it is necessary to lower that voltage before exposing it to an ADC input pin. This can be achieved with a voltage divider. *Figure 72: Voltage divider on ADC input* on page 166 shows how a voltage divider can be connected to the ADC to lower the input voltage.






Figure 72: Voltage divider on ADC input

Because of internal impedance of the ADC, having a voltage divider with large resistor values will introduce error in ADC output. If the impedance of the voltage divider is less than 1 k $\Omega$ , the error is very small and can be neglected. As the impedance of the voltage divider is increased, the error will also increase.

But it can also be desirable to have high resistor values in the voltage divider to limit the current leak through the voltage divider. A way to reduce the error introduced by the high resistance values is to add a capacitor between the AIN pin and ground. The higher the capacitor value is, the more it will decrease the ADC output error, but it will also reduce the sampling frequency accordingly.

The moment you are sampling,  $R_{AIN}$  is 120 - 400 k $\Omega$  (see *Table 313: Input impedance statistics for RAIN* on page 166) and therefore lowers the  $U_{AIN}$  voltage when a voltage divider is connected. If a capacitor also is connected between AIN and ground, it will keep the  $U_{AIN}$  voltage at the previous level for an adequate time period while sampling, therefore minimizing the effect of the high resistance value of  $R_2$ . The capacitor must be large enough to hold the voltage up for the required time period, i.e. 20  $\mu$ s for 8-bit sampling or 68  $\mu$ s for 10-bit sampling. The capacitor must also be small enough to fully charge before the next sample is taken. So when a capacitor is connected, it's size is a trade-off between accuracy and sampling frequency. When not sampling, the  $R_{AIN}$  will have very high value and you can consider it to be an open circuit.

For input voltages above the ADC voltage range and where high accuracy and high sampling frequency is needed, a voltage buffer is needed.

Another possible method is to connect a FET transistor between the power supply and the voltage divider which will open for current through the voltage divider momentarily before sampling. The voltage divider can then have low resistor values ( $<1~k\Omega$ ) and no capacitor is needed. The voltage divider would then consume relatively high current when sampling, but will not consume any current when not sampling.

#### 31.1.6 Input impedance

To achieve the ADC error specifications stated in the nRF51x22 Product Specification, the output impedance of the connected voltage source must be 1 k $\Omega$  or lower. Another advantage if the output impedance is 1 k $\Omega$  or lower is that different prescaling settings for the ADC input will have no practical effect on the ADC accuracy.

If a voltage source with higher impedance is applied, additional gain and offset error is introduced, which also will vary for different prescaler settings.

Figure 72: Voltage divider on ADC input on page 166 shows the nRF51 ADC input model when the ADC is sampling and Table 313: Input impedance statistics for RAIN on page 166 shows the value of  $R_{AIN}$  for different prescaling settings. The internal VBG reference voltage is 1.2 V so the ADC internal voltage source is VBG/2 = 0.6 V.

When the ADC is not sampling the AIN input pin has very high impedance and can be regarded as open circuit. *Table 313: Input impedance statistics for RAIN* on page 166 shows the statistics for the internal impedance for different prescaling settings. 99.7% of devices (+- 3 sigma) are expected to be within 6.3%, for example for 1/1 prescaling => [121.5, 137.9] k $\Omega$ .

Table 313: Input impedance statistics for R<sub>AIN</sub>

Prescaling	Mean impedance	Standard deviation
1/1	129.7 kΩ	2.74 kΩ
2/3	194.6 kΩ	$4.1\mathrm{k}\Omega$
1/3	389.2 kΩ	8.2 kΩ



#### 31.1.7 Shared resources

The ADC is using the same analog pins as the LPCOMP. The ADC is using the same analog input pins as the LPCOMP and they also share the MUX shown in *Figure 71: Analog to digital converter* on page 164. The ADC and LPCOMP should therefore not have any analog input pins configured at the same time, i.e. only one of them should configure analog input pins.

# 31.2 Register Overview

#### Table 314: Instances

Base address	Peripheral	Instance	Description
0x40007000	ADC	ADC	Analog to Digital Converter

#### **Table 315: Register Overview**

Register	Offset	Description
Tasks		
START	0x000	Start a new ADC conversion
STOP	0x004	Stop ADC
Events		
END	0x100	An ADC conversion is completed
Registers		
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
BUSY	0x400	ADC busy (conversion in progress)
ENABLE	0x500	Enable ADC. When enabled, the ADC will acquire access to the analog input pins specified in the
		CONFIG register.
CONFIG	0x504	ADC configuration
RESULT	0x508	Result of the previous ADC conversion

### 31.3 Register Details

#### **Table 316: INTEN**

Bit ı	num	nbe	r		31 30	29	28	27 :	26 2	25 2	24 2	3 2	2 21	L 20	19	18	17	16	15	14	13 :	12 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																																Α
Res	et				0 0	0	0	0 (	0 (	0	0	0	0	0	0	0	0	0	0	0	0 (	) (	0	0	0	0	0	0	0	0 (	) (	0 (
Id	R۱	W	Field	Value Id	Value						D	esc	ript	ion																		
Α	R۱	W	END								- 1	Ena	ble (	or d	isal	ole i	inte	rru	pt c	n E	ND	evei	nt									
				Disabled	0						- 1	Disa	ble																			
				Enabled	1						-	Ena	ble																			

#### **Table 317: INTENSET**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

Bit	numb	er		31 30 2	9 28	27 2	6 2	5 24	4 23	3 22	21	20 1	9 18	3 17	16	15	L <b>4 1</b> 3	3 12	11 1	0 9	8	7	6	5	4	3	2 1	1 0
Id																												Α
Res	et			0 0 0	0	0 0	0	0	0	0	0	0 0	0	0	0	0 (	0	0	0 0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value					De	escri	ptic	n																
Α	RW	END							٧	Vrite	'1'	to Er	nabl	e int	terri	upt (	on <i>El</i>	VD e	vent									
			Enabled	1					Ε	nabl	e																	

#### **Table 318: INTENCLR**

**Note:** Write '0' has no effect. When read this register will return the value of *INTEN*.

		Note.	write o has no effect. When read this register	VVI	11 16	ctui	II U	ie v	alut	201	IIV I	LIV																						
Bit	numb	er		31	30	29	28	27	26	25 2	24 2	23 2	22 2	1 2	20 1	9 1	8 1	7 1	6 1	5 1	4 1	3 1	2 1:	1 10	9	8	7	6	5	4	3	2	1	0
Id																																		Α
Res	et			0	0	0	0	0	0	0 0	) (	0 (	0	C	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	Va	lue						- 1	Des	crip	tio	n																			
Α	RW	END										Wr	ite '	1' t	o Cl	ear	int	erru	ıpt	on	ΕN	D ev	/en	t.										
			Disabled	1								Dis	able	•																				

#### Table 319: BUSY

Bit	numb	er		31 30	29	28 2	7 2	6 25	24	23	22	21	20 1	9 1	8 17	7 16	15	14	L3 1	2 1	1 10	9	8	7	6	5	4	3	2	1 0
Id																														Α
Res	et			0 0	0	0 0	0	0	0	0	0	0	0 0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0	0 (	) (	0 0
Id	RW	Field	Value Id	Value						De	scri	ptic	n																	
Α	R	BUSY								Αſ	OC b	usy	reg	iste	r															



Bit number		31 30 29 28	27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
Id			A
Reset		0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Id RW Field	Value Id	Value	Description
	Ready	0	ADC is ready. No ongoing conversion.
	Busy	1	ADC is busy. Conversion in progress.

#### Table 320: ENABLE

Bit	numb	er		31 30	29	28	27	26	25	24 2	23	22 2	21 2	0 19	18	17	16	15	14	13	12	11 1	0 9	8	7	6	5	4	3	2	1 0
Id																															А А
Res	et			0 0	0	0	0	0 (	0 (	0 (	0	0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0 (	0 0
Id	RW	Field	Value Id	Value						ı	Des	crip	tior	1																	
Α	RW	ENABLE									ΑD	C er	nabl	e																	
			Disabled	0							ΑD	C di	sab	ed																	
			Enabled	1							ΑD	C er	nabl	ed																	

#### Table 321: CONFIG

Bit r	umbe	er		31	30 2	9 2	8 27	26	25 24	23 :	22 2	21 2	0 19	18 :	<b>17</b> 1	L6 1	5 1	4 1	3 12	11	10	9	8	7	6	5	4 3	3 2	1	0
Id						_												) D				D	D		c i	c i	3 B	В	A	Α
Rese	t			0	0 0	0	0	0 (	0 0	0 (	0 0	0 0	0	0 (	0 (	0	0	0	0	0	0	0	0	0	0	0 :	l 1	0	0	0
Id	RW	Field	Value Id	Va	lue					Des	crip	tion	1																	
Α	RW	RES								AD	C re	esolu	ıtion																	
			8bit	0						8 b	oit																			
			9bit	1						9 b																				
			10bit	2						10																				
В	RW	INPSEL		_								•	selec																	
			AnalogInputNoPrescaling										ut pi																	
			AnalogInputTwoThirdsPre								-		ut pi													-				
			AnalogInputOneThirdPreso SupplyTwoThirdsPrescaling								_		ut pii 2/3 pi				by	CON	IFIG	.251	EL W	vitn	1/3	pr	esca	IIIng	3			
			SupplyOneThirdPrescaling										1/3 p			_														
C	RW	REFSEL	Supply office time at resouring										nce s			_														
			VBG	0						Use	e in	tern	al 1.2	V b	and	d ga	p re	efere	ence	و										
			External	1						Use	e ex	tern	al re	ere	nce	spe	ecifi	ed b	у С	ONI	FIG.	EX	TRE	FSE	L					
			SupplyOneHalfPrescaling	2						Use	e VI	DD w	ith 1	/2 p	res	cali	ng.	(On	ly ap	oplio	cabl	le w	her	ı VI	DD i	s in				
										the	e rar	nge :	1.7 V	- 2.	6 V)															
			SupplyOneThirdPrescaling	3									ith 1				ng.	(Onl	ly ap	oplio	cabl	le w	her	ı VI	DD i	s in				
													2.5 V																	
D	RW	PSEL	81 11 1	_								•	to be					npu	t pir	1										
			Disabled	0									ut pi																	
			AnalogInput0 AnalogInput1	1									is ana	_																
			Analoginput2	4									is allo	_																
			AnalogInput3	8									is and	_																
			AnalogInput4	16									is and	_																
			AnalogInput5	32									s ana	_																
			AnalogInput6	64						Use	e Al	N6 a	is ana	log	inp	ut														
			AnalogInput7	12	8								is ana																	
Ε	RW	EXTREFSEL											ferer																	
			None	0							-	-	erend		•															
			AnalogReference0	1									as aı		_															
			AnalogReference1	2						Use	e AF	KEF1	as aı	nalo	g re	eter	enc	e												

#### Table 322: RESULT

Bit	numb	er		31 30 2	9 28 2	7 26 2	25 24	23 2	<b>22 2</b> 1	1 20	19	18 1	7 16	15	14 1	3 12	11 1	0 9	8	7	6	5 4	3	2	1 0
Id																		Α	Α	Α	A	۹ A	Α	A	А А
Res	et			0 0 0	0 0	0 (	0 0	0 (	0 0	0	0	0 0	0	0	0 0	0	0 0	0	0	0	0 (	0 (	0	0 (	0 0
Id	RW	Field	Value Id	Value				Des	cript	ion															
Α	R	RESULT		[01023	1			Res	sult c	of the	e pre	eviou	ıs A[	OC c	onve	rsio	1								

The value is updated for every completed ADC conversion. The result value is relative to the selected ADC reference input. If the sampled analog input signal is equal to or greater than the ADC reference signal, the result value will be set to the maximum (limited by the selected ADC bit width). The value is right justified (LSB of sample value always on register bit 0).



# 32 Low Power Comparator (LPCOMP)




Figure 73: Low power comparator

### 32.1 Functional description

The low power comparator (LPCOMP) compares an input voltage (VIN+), which comes from an analog input pin selected through the PSEL register against a reference voltage (VIN-) selected through the REFSEL and EXTREFSEL registers.

The PSEL, REFSEL, and EXTREFSEL registers must be configured before the LPCOMP is enabled through the ENABLE register.

Specific chip variants may not offer all the reference and/or analog inputs defined here.

The LPCOMP is started by triggering the START task. After a start-up time of t<sub>LPCOMPSTARTUP</sub> the LPCOMP will generate a READY event to indicate that the comparator is ready to use and the output of the LPCOMP is correct. The LPCOMP will generate events every time VIN+ crosses VIN-. More specifically, every time VIN+ rises above VIN- (upward crossing) an UP event is generated along with a CROSS event. Every time VIN+ falls below VIN- (downward crossing), a DOWN event is generated along with a CROSS event.

The LPCOMP is stopped by triggering the STOP task.

LPCOMP will be operational in both System ON and System OFF mode when it is enabled through the ENABLE register, see *Power management (POWER)* on page 42 for more information about power modes. All LPCOMP registers including the ENABLE register are classified as retained registers when the LPCOMP is enabled. However, when the device wakes up from System OFF, all LPCOMP registers will be reset.

The LPCOMP can wake up the system from System OFF by asserting the ANADETECT signal. The ANADETECT signal can be derived from any of the event sources that generate the UP, DOWN and CROSS events. In case of wakeup from System OFF, no events will be generated, only the ANADETECT signal. See the ANADETECT register (*Table 334: ANADETECT* on page 172) for more information on how to configure the ANADETECT signal.

The immediate value of the LPCOMP can be sampled to the RESULT register by triggering the SAMPLE task.

See the RESETREAS register in the POWER module (*Table 53: RESETREAS* on page 48) for more information on how to detect a wakeup from LPCOMP.



### 32.2 Pin configuration

You can use the PSEL register to select one of the analog input pins, AINO through AIN7, as analog input pin for the LPCOMP, see *Figure 73: Low power comparator* on page 169. Similarly, you can use the EXTREFSEL register to select one of the analog reference input pins, AREFO and AREF1, as input for AREF in case AREF is selected in REFSEL. The selected analog pins will be acquired by the LPCOMP when it is enabled through the ENABLE register. See the product specification for more information about which analog pins are available on a particular device.

#### 32.3 Shared resources

The LPCOMP shares registers and other resources with peripherals that have the same ID as the LPCOMP. You must disable all peripherals that have the same ID as the LPCOMP before the LPCOMP can be configured and used. Disabling a peripheral that has the same ID as the LPCOMP will not reset any of the registers that are shared with the LPCOMP. Therefore, it is important to configure all relevant LPCOMP registers explicitly to secure that it operates correctly.

See the Instantiation table in Instantiation on page 17 for details on peripherals and their IDs.

**Note:** The LPCOMP is using the same analog pins as the ADC. The ADC must be disabled before the LPCOMP can be enabled.

### 32.4 Register Overview

Table 323: Instances

Base address	Peripheral	Instance	Description
0x40013000	LPCOMP	LPCOMP	Low Power Comparator

**Table 324: Register Overview** 

Register	Offset	Description
Tasks		
START	0x000	Start comparator
STOP	0x004	Stop comparator
SAMPLE	0x008	Sample comparator value
Events		
READY	0x100	LPCOMP is ready and output is valid
DOWN	0x104	Downward crossing
UP	0x108	Upward crossing
CROSS	0x10C	Downward or upward crossing
Registers		
SHORTS	0x200	Shortcut register
INTEN	0x300	Enable or disable interrupt
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
RESULT	0x400	Compare result
ENABLE	0x500	Enable LPCOMP
PSEL	0x504	Input pin select
REFSEL	0x508	Reference select
EXTREFSEL	0x50C	External reference select
ANADETECT	0x520	Analog detect configuration

### 32.5 Register Details

Table 325: SHORTS

Bit r	numbe	er		31	1 30	29	28	8 27	7 2	6 2	25 2	24 2	23 2	22	21	20	19	18	17	16	<b>1</b>	5 1	4 1	3 :	12 :	11	10	9	8	7	6	5	4	3	2	1	0
Id																																	Ε	D	С	В	Α
Rese	et			0	0	0	0	0	0	0	(	) (	) (	)	0	0	0	0	0	0	0	0	0	(	) (	0	0	0	0	0	0	0	0	0	0	0	0
Id	RW	Field	Value Id	V	alue	•							Des	crij	otic	on																					
Α	RW	READY_SAMPLE											Shc	rto	cut	be	twe	een	RE.	ΑD	<b>Y</b> e	ver	nt a	nd	SA	МІ	PLE	tas	sk								
			Disabled	0									Disa	abl	e s	hor	rtcı	ıt																			
			Enabled	1									Ena	ble	e sh	or	tcu	t																			
В	RW	READY_STOP											Shc	rto	cut	be	twe	een	RE.	AD	<b>Y</b> e	ver	nt a	nd	ST	OP	tas	k									
			Disabled	0									Disa	abl	e s	hor	rtcı	ıt																			
			Enabled	1									Ena	ble	e sh	or	tcu	t																			



Bit r	umb	er		31	30	29	28 2	27 2	26 2	5 2	4 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6			2 C		0 A
Rese	et			0	0	0	0 (	) (	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	) (	) (	0 0	0	0	0	0
Id	RW	Field	Value Id	V	alue						D	escr	iptio	on																			
С	RW	DOWN_STOP									S	hor	tcut	be	twe	en	DO	ΝN	eve	ent	an	d <b>5</b> 7	OP	tas	k								
			Disabled	0								Disal	ole s	hor	rtcu	t																	
			Enabled	1							Е	nab	le sl	hor	tcut	:																	
D	RW	UP_STOP									S	hor	tcut	bet	twe	en	UP (	eve	nt a	and	ST	OP	tas	(									
			Disabled	0								Disal	ole s	hor	rtcu	t																	
			Enabled	1							Е	nab	le sl	hor	tcut																		
E	RW	CROSS_STOP									S	hor	tcut	be	twe	en	CRC	SS	eve	nt	anc	1 <i>ST</i>	OP	tas	k								
			Disabled	0								Disal	ole s	hor	rtcu	t																	
			Enabled	1							Е	nab	le sl	hor	tcut	:																	

#### Table 326: INTEN

Bit i Id Rese	numbe et	er		31	30 2	28 2 0    0		5 2	23 2						17 0	0	0	0	4 1 0							4 0	3 D (	1 B .	
Id		Field	Value Id	Va	lue				Des	crip	otio	n																	
Α	RW	READY	Disabled Enabled	0					Ena Dis Ena	abl	e	dis	sab	le i	nte	erru	ıpt	on	RE	4 <i>D</i> 1	<b>'</b> ev	/ent							
В	RW	DOWN	Disabled Enabled	0					Ena Dis	abl	e	dis	sab	le i	nte	erru	ıpt (	on	DO	WI	V e	vent	:						
С	RW	UP	Disabled Enabled	0					Ena Dis Ena	abl	e	dis	sab	le i	nte	erru	ıpt	on	UP	ev	ent								
D	RW	CROSS	Disabled Enabled	0					Ena Dis Ena	abl	e	dis	sab	le i	nte	erru	ıpt (	on	CR	055	ev	ent							

#### **Table 327: INTENSET**

Note: Write '0' has no effect. When read this register will return the value of INTEN.

		Mote. Winte	o nas no circei. When read this registe				* 0				•																			
Bit	numb	er		31 30	29	28 2	7 26	25	24	23	22 2	21 2	0 1	9 1	B 17	16	15	14	13	12	11 1	0 9	8 (	7	6	5	4	3 2	2 1	. 0
Id																												D C	В	Α
Res	et			0 0	0	0 0	0	0	0	0 (	0 0	0	0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0 0	0	0
Id	RW	Field	Value Id	Value						Des	crip	tio	n																	
Α	RW	READY								Wr	rite '	1' t	o Er	nabl	e in	teri	upt	on	RE/	1DY	eve	nt.								
			Enabled	1						Ena	able	!																		
В	RW	DOWN								Wr	rite '	1' t	o Er	nabl	e in	teri	upt	on	DO	WN	eve	nt.								
			Enabled	1						Ena	able	!																		
С	RW	UP								Wr	rite '	1' t	o Er	nabl	e in	teri	upt	on	UP	eve	nt.									
			Enabled	1						Ena	able	!																		
D	RW	CROSS								Wr	rite '	1' t	o Er	nabl	e in	teri	upt	on	CRO	oss	eve	nt.								
			Enabled	1						Ena	able																			

#### **Table 328: INTENCLR**

Note: Write '0' has no effect. When read this register will return the value of INTEN

		Note. Wil	te o nas no enect. When read this registe	willie	tuii	ii tiie	vai	ue c	יוו וכ	VIE	٧.																					
Bit	numb	er		31 30	29	28 2	7 20	6 25	5 24	1 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2 :	1 0
Id																														D (	: B	3 A
Res	et			0 0	0	0 0	0	0	0	0	0	0	0	0	0	0	0 (	)	0	0	0	0	0	0	0	0	0	0	0	0 0	0	0 (
Id	RW	Field	Value Id	Value						De	escr	iptio	on																			
Α	RW	READY								W	/rite	e '1'	to	Clea	ır ir	iter	rup	t oı	ı <i>RL</i>	EAL	PΥ	eve	nt.									
			Disabled	1						D	isak	ole																				
В	RW	DOWN								W	/rite	e '1'	to	Clea	ır ir	iter	rup	t oı	ı D	oи	N (	eve	nt.									
			Disabled	1						D	isak	ole																				
С	RW	UP								W	/rite	e '1'	to	Clea	ır ir	iter	rup	t oi	1 <i>U</i>	P e	ver	t.										
			Disabled	1						D	isak	ole																				
D	RW	CROSS								W	/rite	e '1'	to	Clea	ır ir	iter	rup	t or	ı <i>Cl</i>	209	Se	vei	nt.									
			Disabled	1						D	isak	ole																				

#### Table 329: RESULT

Bit	numb	er		31 30 2	29 28	3 27	26	25 2	4 2	3 22	21	20 :	19 1	L8 17	7 16	15	14 1	3 12	11	10	9	3 7	6	5	4	3	2	1 0
Id																												Α
Res	et			0 0 0	0 0	0	0	0 0	0	0	0	0 (	0 0	0 (	0	0	0 0	0	0	0	0 0	0	0	0	0	0 (	) (	0 (
Id	RW	Field	Value Id	Value					D	escr	ipti	on																
Α	R	RESULT							F	Resu	lt of	last	cor	mpar	e. D	ecis	ion <sub>l</sub>	ooin	SAI	MPL	E ta	sk.						
			Bellow	0					- 1	npu	t vo	ltage	e is b	oelov	w th	e re	fere	nce t	hres	shol	d (V	N+	< VI	N-).				
			Above	1					- 1	npu	t vo	ltage	e is a	abov	e th	e re	fere	nce t	hres	hol	d (V	N+ :	> VI	N-).				



#### Table 330: ENABLE

Bit	nι	umb	per		31 30	29	28	B 27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Id																																		Α.	Α
Res	et	t			0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Id		RW	Field	Value Id	Value	9						De	scri	pti	on																				
Α		RW	ENABLE									Er	abl	e o	r di	sab	le I	-PC	ΟN	1P															
				Disabled	0							Di	sab	le																					
				Enabled	1							Er	abl	e																					

#### Table 331: PSEL

Bit n	umb	er		31	30 2	29 2	28 2	7 26	25	24	23 2	22	21 :	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 0 A A
Rese	t			0	0 0	0	0	0	0	0	0 (	0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	) (	0 0
Id	RW	Field	Value Id	Va	lue						Des	scri	ptio	n																			
Α	RW	PSEL									An	alo	g pi	n s	ele	ct																	
			AnalogInput0	0							AIN	NO 9	ele	cte	d a	s a	nalo	g i	nρι	ıt													
			AnalogInput1	1							ΑIN	N1 s	sele	cte	d a	s a	nalo	g i	npı	ıt													
			AnalogInput2	2							AIN	N2 s	ele	cte	d a	s a	nalo	g i	nρι	ıt													
			AnalogInput3	3							ΑIN	N3 s	sele	cte	d a	s a	nalo	g i	npı	ıt													
			AnalogInput4	4							AIN	N4 s	ele	cte	d a	s a	nalo	g i	nρι	ıt													
			AnalogInput5	5							AIN	N5 s	ele	cte	d a	s a	nalo	g i	nρι	ıt													
			AnalogInput6	6							AIN	N6 s	ele	cte	d a	s a	nalo	g i	nρι	ıt													
			AnalogInput7	7							AIN	N7 s	ele	cte	d a	s a	nalo	g i	npı	ıt													

#### Table 332: REFSEL

В	it n	umb	er					31 3	30 2	9 2	28 2	7 2	6 25	24	23	22 2	21 2	0 19	18	17	16	15	14 1	3 1	2 1:	1 10	9	8	7	6	5	4	3	2 :	1 (	)
Ic	ł																																P	\ A	A A	
R	ese	t					(	) (	0 (	0	0 0	0	0	0	0	0 0	0	0	0	0	0	0 (	0	0	0	0	0	0	0	0	0	0	0	0	0	
Ic	ł	RW	Field	Valu	e Id		,	√alι	ıe						Des	crip	tior	1																		ı
Α		RW	REFSEL												Re	fere	nce	sele	ct																	7
				Supp	lyOneEi	ghthPres	calin <sub>i</sub> (	)							VD	D *	1/8	sele	cte	d as	ref	erei	nce													
				Supp	lyTwoEi	ghthsPre	scalir	1							VD	D *	2/8	sele	cte	d as	ref	erei	nce													
				Supp	lyThree	EighthsP	resca :	2							VD	D *	3/8	sele	cte	d as	ref	erei	nce													
				Supp	lyFourE	ighthsPre	escali :	3							VD	D *	4/8	sele	cte	d as	ref	erei	nce													
				Supp	lyFiveEi	ghthsPre	scalir 4	1							VD	D *	5/8	sele	cte	d as	ref	erei	nce													
				Supp	lySixEig	hthsPres	caling!	5							VD	D *	6/8	sele	cte	d as	ref	erei	nce													
				Supp	lySeven	EighthsP	resca	5							VD	D *	7/8	sele	cte	d as	ref	erei	nce													
				ARef	:	-		7							Ext	ern	al ar	nalo	g re	fere	nce	sel	ecte	ed												

#### Table 333: EXTREFSEL

Bit	nu	ımbe	er		31 30	29	28	3 27	26	25	24	23	22 2	21 2	20 1	9 1	8 1	7 1	6 15	5 14	l 13	12	11 :	LO	9	8	7	6	5	4	3	2 :	1 0
Id																																	Α
Res	et				0 0	0	0	0	0	0	0	0	0 0	) (	0	) (	0	0	0	0	0	0	0 (	) (	0 (	) (	) (	0 (	) (	0 (	0	0	0
Id	- 1	RW	Field	Value Id	Value	•						Des	crip	tio	n																		
Α		RW	EXTREFSEL									Ex	tern	al a	nal	og i	efe	ren	ce s	ele	ct												
				AnalogReference0	0							Us	e AF	REF	0 as	ex	tern	al a	ınalı	og r	efer	end	e										
				AnalogReference1	1							Us	e AF	REF	1 as	ex	tern	al a	ınalı	og r	efer	end	e										

#### **Table 334: ANADETECT**

Bit	numb	er		31 30 2	29 28	27 20	25 2	24 2	3 22	21	20 1	L9 1	8 17	16	<b>15</b> 1	L <b>4 1</b> 3	12	11 1	0 9	8	7	6	5	4	3 2	1 0
Id																										АА
Res	et			0 0 (	0 0	0 0	0 (	0	0	0	0 0	0	0	0	0 (	0 (	0	0 0	0	0	0	0	0 (	0 0	0	0 0
Id	RW	Field	Value Id	Value				D	escr	iptic	n															
Α	RW	ANADETECT						A	Analo	og de	etec	t coı	nfigu	urati	ion											
			Cross	0										T on	cro	ssing	, bot	h up	war	d cr	ossi	ng a	nd			
										ıwar			_													
			Up	1				(	Sene	rate	ANA	ADE	TEC	T on	upv	vard	cros	sing	only							
			Down	2				(	ene	rate	ANA	ADE	TEC	T on	dov	vnwa	rd c	rossi	ng o	nly						



# 33 Software Interrupts (SWI)

# 33.1 Functional description

A set of interrupts have been reserved for use as software interrupts.

# 33.2 Register Overview

Table 335: Instances

Base address	Peripheral	Instance	Description
0x40014000	SWI	SWI0	Software interrupt
0x40015000	SWI	SWI1	Software interrupt
0x40016000	SWI	SWI2	Software interrupt
0x40017000	SWI	SWI3	Software interrupt
0x40018000	SWI	SWI4	Software interrupt
0x40019000	SWI	SWI5	Software interrupt