

CLASE 7: UART

MICROCONTROLADORES ARM











Simplex, Half-, and Full-Duplex Transfers














- 5, 6, 7 u 8 bits de datos
- Generación / detección de bits pares, impares, fijos o sin paridad
- Generación de 1 o 2 bits de parada











ITRO DE CAPACITACIÓN



MICRO-CONTRO-LADORES ARM





GENERACION DE BAUDIOS


- El divisor de velocidad en baudios es un número de 22 bits que consta de un entero de 16 bits y una parte fraccionaria de 6 bits.
- El entero de 16 bits se carga a través del registro **UART Integer Baud-Rate Divisor (UARTIBRD)** y la parte fraccionaria de 6 bits se carga con el registro **UART Fractional Baud-Rate Divisor (UARTFBRD)**.


$$BRD = BRDI + BRDF = \frac{UARTSysClk}{(ClkDiv * Baud Rate)}$$

ClkDiv = 16 si HSE = 0

ClkDiv = 8 si HSE=1 (UARTCTL)


UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)







Pin Name	Pin Number	Pin Mux / Pin Assignment	Pin Type	Buffer Type ^a	Description
U0Rx	17	PA0 (1)	I	TTL	UART module 0 receive.
UOTx	18	PA1 (1)	0	TTL	UART module 0 transmit.
U1CTS	15 29	PC5 (8) PF1 (1)	I	TTL	UART module 1 Clear To Send modem flow control input signal.
Ulrts	16 28	PC4 (8) PF0 (1)	0	TTL	UART module 1 Request to Send modem flow control output line.
U1Rx	16 45	PC4 (2) PB0 (1)	I	TTL	UART module 1 receive.
UlTx	15 46	PC5 (2) PB1 (1)	0	TTL	UART module 1 transmit.
U2Rx	53	PD6 (1)	I	TTL	UART module 2 receive.
U2Tx	10	PD7 (1)	0	TTL	UART module 2 transmit.
U3Rx	14	PC6 (1)	I	TTL	UART module 3 receive.
U3Tx	13	PC7 (1)	0	TTL	UART module 3 transmit.
U4Rx	16	PC4 (1)	I	TTL	UART module 4 receive.
U4Tx	15	PC5 (1)	0	TTL	UART module 4 transmit.
U5Rx	59	PE4 (1)	I	TTL	UART module 5 receive.
U5Tx	60	PE5 (1)	0	TTL	UART module 5 transmit.
U6Rx	43	PD4 (1)	I	TTL	UART module 6 receive.
U6Tx	44	PD5 (1)	0	TTL	UART module 6 transmit.
U7Rx	9	PE0 (1)	I	TTL	UART module 7 receive.
U7Tx	8	PE1 (1)	0	TTL	UART module 7 transmit.






ENTRO DE CAPACITACIÓN E DESARROLLO TECNOLÓGICO

COMUNICACIÓN SERIAL - UART

CONFIGURACION

```
12 #define GET IBRD(UARTSysClk, ClkDiv, BaudRate)
                                                      ((uint16 t)(UARTSysClk/(ClkDiv*BaudRate)))
13 #define GET FRACPART(UARTSysClk, ClkDiv, BaudRate) ((float)UARTSysClk/(ClkDiv*BaudRate) - GET IBRD(UARTSysClk, ClkDiv, BaudRate) )
                                                      ((uint8 t)( GET FRACPART(UARTSysClk, ClkDiv, BaudRate) * 64 + 0.5 ))
14 #define GET FBRD(UARTSysClk, ClkDiv, BaudRate)
```



CMSIS

```
53 /*functions definitions*/
54 void UARTO Config(uint32 t uartSysClk, uint32 t baud)
55
56
      /*1. enable clock*/
      SYSCTL->RCGCGPIO |= 1<<0;
                                         //enable clk for GPIOA
      while(!(SYSCTL->PRGPIO & 1<<0));
                                         //GPIOA is ready
      SYSCTL->RCGCUART |= 1<<0;
                                         //enable clk for UART0
      while(!(SYSCTL->PRUART & 1<<0));</pre>
                                         //UART0 is ready
      /*2. Tx and Rx pinouts configs*/
      GPIOA->AFSEL |= 1<<1 | 1<<0;
62
                                          //PA0 and PA1 -> Alternative function
      /*3. Configure the GPIO current level*/
63
64
      /*4. configure the PMCn field in the GPIOPCTL register to assign the wart*/
65
      GPIOA->PCTL = 0x1<<4 \mid 0x1<<0;
                                       //PA0->RX PA1->TX
      GPIOA->DEN = 1<<1 | 1<<0:
                                         //PAO, PA1 digital pins
      /*5. Disable UARTO*/
68
      UARTO->CTL &=~ (1U<<0);
      /*6. Write the integer portion of the BRD to the UARTIBRD register.*/
      UART0->CTL &=~ 1U<<5;
71
      UARTO->IBRD = GET_IBRD(uartSysClk,16,baud);
72
      ibrd = GET IBRD(uartSysClk,16,baud);
73
      /*7. Write the fractional portion of the BRD to the UARTFBRD register*/
      UARTO->FBRD = GET FBRD(uartSysClk,16,baud);
75
      fbrd = GET FBRD(uartSysClk,16,baud);
      /*8. Write the desired serial parameters to the UARTLCRH register */
      UARTO->LCRH = 0x3 <<5;
                                         // 8bit data
79
      /*9. Configure the UART clock source by writing to the UARTCC register.*/
      UARTO->CC &=~ 0xF;
81
      /*10. Optionally, configure the μDMA channel */
82
83
84
      /*11. enable the UART*/
85
      UARTO->CTL |= 1<<0;
86
87 }
```

TivaWare

```
80 void UARTO Config(uint32 t uartSysClk, uint32 t baud){
81
82
      /*CONFIGURAR LOS PINES RELACIONADOS CON EL UARTO*/
83
      /*Habilitar el reloi*/
       SYSCTL RCGCGPIO R |= SYSCTL RCGCGPIO R0;
      while(!(SYSCTL PRGPIO R & SYSCTL PRGPIO R0));
                                                               //GPIOA Listo
      /*2. Establecer las funciones alternativas de los pines respectivos*/
       GPIO_PORTA_AFSEL_R |= 1<<1 | 1<<0;
                                                              //PAO, PA1 -> funcion alternativa
88
       /*3. Asignar los pines al UARTx con el registro PCTRL*/
89
       GPIO_PORTA_PCTL_R |= GPIO_PCTL_PAO_UORX | GPIO_PCTL_PA1_UOTX;
90
       /*4. Establecer los pines seleccionados como digitales*/
91
92
      GPIO PORTA DEN R |= 1<<1 | 1<<0;
93
      /*5. adicionalmente configurar el nivel de corriente de los pines seleccionados*/
94
95
96
       /*CONFIGURAR LA FUENTE DE RELOJ Y EL BAUD RATE DEL UART*/
97
98
       /*1. habilitar el reloj del uart0*/
       SYSCTL_RCGCUART_R |= SYSCTL_RCGCUART_R0;
99
       while(!(SYSCTL PRUART R & SYSCTL PRUART R0));
100
      /*2. deshabilitar el uart0*/
101
      UARTO CTL R &=~ UART CTL UARTEN;
102
      /*3. Establecer el valor entero del en le registro IBRD*/
103
104
      UARTO IBRD R = GET IBRD(uartSysClk, 16, baud);
      /*4. establecer la pare fraccionaria en el registro FBRD*/
105
       UARTO FBRD R = GET FBRD(uartSysClk, 16, baud);
106
107
      /*5. escribir los parametros deseados de la comunicación serial*/
108
      UARTO LCRH R |= UART LCRH WLEN 8;
109
      /*6. seleccionar la fuente de reloi para el UARTO*/
110
      UARTO_CC_R &= UART_CC_CS_SYSCLK;
111
112
113
       /*7. habilitar el UARTO*/
114
       UARTO CTL R |= UART CTL UARTEN;
115 }
                                               OIVINITE DE DESARROLLO TECI
```


COMUNICACIÓN SERIAL - UART

INTERRUPCIONES


Los registros para el manejo de interrupciones son:

- UART Interrupt FIFO Level Select (UARTIFLS) Register.
- UART Raw Interrupt Status (UARTRIS) Register.
- UART Interrupt Mask (**UARTIM**) Register.
- UART Masked Interrupt Status (UARTMIS) Register.
- UART Interrupt Clear Register (UARTICR).
- UART DMA Control (UARTDMACTL) Register.

Reserved Bits 31-13









COMUNICACIÓN SERIAL - UART


Aplicativo Android y comunicación con el modulo bluetooth HC05













UVAKER CENTRO DE CAPACITACIÓN DE DESARROLLO TECNOLÓGICO