




GPIO

MICROCONTROLADORES ARM







GPIO

- Configuración de los GPIO en modo salida digital.
- Configuración de los GPIO en modo entrada digital.
- Manejo de display de 7 segmentos.


arm

MICRO-
CONTRO-
LADORES
ARM



GPIO


(GPIO Memory Map)



arm

MICRO-
CONTRO-
LADORES
ARM

GPIO




arm

MICRO-
CONTRO-
LADORES
ARM

LED connection in TI Tiva LaunchPad

(LED connection to PORTF in TI Tiva LaunchPad)





arm

MICRO-
CONTRO-
LADORES
ARM

Reading a switch in TI Tiva LaunchPad

(Push-button Switches Connected to the Microcontroller in the Tiva LaunchPad Board)



arm

MICRO-
CONTRO-
LADORES
ARM

GPIO

1. CLOCK


Run Mode Clock Gating Control Register 2 (RCGC2)

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000

Offset 0x108

Type RO, reset 0x0000.0000



```
SYSCTL->RCGC2 |= 1U<<5;
```



ar

MICRO-
CONTRO-
LADORES
ARM

GPIO

1. CLOCK

General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO)



```
SYSCTL->RCGCGPIO |= 1U<<5;
```


ar

MICRO-
CONTRO-
LADORES
ARM

GPIO

1. CLOCK

General-Purpose Input/Output Peripheral Ready (PRGPIO)




General-Purpose Input/Output Peripheral Ready (PRGPIO)

Base 0x400F.E000

Offset 0xA08

Type RO, reset 0x0000.0000



```
While (! (SYSCTL->PRGPIO & 1U<<5)) ;
```

Value description

- 0:** GPIO Port X is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.
- 1:** GPIO Port x is ready for access.

arm


MICRO-
CONTRO-
LADORES
ARM

GPIO

2. GPIODIR


Register 2: GPIO Direction (GPIODIR), offset 0x400

The GPIODIR register is the data direction register. Setting a bit in the GPIODIR register configures the corresponding pin to be an output, while clearing a bit configures the corresponding pin to be an input. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.



GPIO Direction (GPIODIR)

GPIO Port A (APB) base: 0x4000.4000
GPIO Port A (AHB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4000.5000
GPIO Port B (AHB) base: 0x4005.9000
GPIO Port C (APB) base: 0x4000.6000
GPIO Port C (AHB) base: 0x4005.A000
GPIO Port D (APB) base: 0x4000.7000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port E (APB) base: 0x4002.4000
GPIO Port E (AHB) base: 0x4005.C000
GPIO Port F (APB) base: 0x4002.5000
GPIO Port F (AHB) base: 0x4005.D000
Offset 0x400
Type R/W, reset 0x0000.0000



ari



MICRO
CONTROLLER
ARM

Input 0, output = 1

DE CAPACITACIÓN
ROLLO TECNOLÓGICO

GPIO

3. GPIODEN (GPIO Digital Enable)



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DEN	R/W	-	Digital Enable


Value Description

- | | |
|---|---|
| 0 | The digital functions for the corresponding pin are disabled. |
| 1 | The digital functions for the corresponding pin are enabled. |

The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 648.

GPIO


4. GPIODATA (GPIO Data)



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DATA	RW	0x00	<p>GPIO Data</p> <p>This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and written to the registers are masked by the eight address lines [9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ADDR[9:2] and are configured as outputs. See "Data Register Operation" on page 654 for examples of reads and writes.</p>

GPIO

5. GPIOLOCK



Bit/Field	Name	Type	Reset	Description
31:0	LOCK	R/W	0x0000.0001	GPIO Lock

A write of the value 0x4C4F.434B unlocks the GPIO Commit (GPIOCR) register for write access. A write of any other value or a write to the GPIOCR register reapplies the lock, preventing any register updates.

A read of this register returns the following values:



```
GPIOF->LOCK = 0x4C4F434B;  
GPIOF->CR |= 0x1F;
```

arm

MICRO-
CONTRO-
LADORES
ARM

GPIO

6. GPIOCR






Este registro está diseñado para evitar la programación accidental de los registros que controlan la conectividad al hardware de depuración NMI y JTAG / SWD. Inicializando los bits del registro GPIOCR a 0 para PD7, PF0 y PC [3: 0].

arm

MICRO-
CONTRO-
LADORES
ARM


GPIO

En la tiva-c está disponible una resistencia pull-up interna y una resistencia pull-down interna en cada pin.



arm

MICRO-
CONTRO-
LADORES
ARM





CONFIGURACION

arm

MICRO-
CONTRO-
LADORES
ARM

PROCESO DE CONFIGURACION



arm

MICRO-
CONTRO-
LADORES
ARM

PROCESO DE CONFIGURACION

```
/*Enable clock GPIOF*/
SYSCTL->RCGCGPIO |= 1<<5;
while(!(SYSCTL->PRGPIO & 1U<<5));
/*config output pins*/
/*UNLOCK*/
GPIOF->LOCK = 0x4C4F434B;
GPIOF->CR |= 0x1F;
//PF1, PF2, PF3
GPIOF->DEN |= 1<<3 | 1<<2 | 1<<1;
GPIOF->DIR |= 1<<3 | 1<<2 | 1<<1;
/*config input pins*/
//PF0, PF4
GPIOF->DIR &= ~ (1<<4 | 1); //10001
GPIOF->DEN |= (1<<4 | 1);
GPIOF->PUR |= (1<<4 | 1);
```

ESCRITURA


GPIOF->DATA |= 1U<<1; //PF1 -> HIHG

ESCRITURA

SW2 = (GPIOF->DATA & 0x1U); //read PF0

arm

MICRO-
CONTRO-
LADORES
ARM




DISPLAY DE 7 SEGMENTOS

arm

MICRO-
CONTRO-
LADORES
ARM

DISPLAY 7 SEGMENTOS CATADO COMUN




Num	D7	D6	D5	D4	D3	D2	D1	D0	Hex value
	.	g	f	e	d	c	b	a	
0	0	0	1	1	1	1	1	1	0x3F
1	0	0	0	0	0	1	1	0	0x06
2	0	1	0	1	1	0	1	1	0x5B
3	0	1	0	0	1	1	1	1	0x4F
4	0	1	1	0	0	1	1	0	0x66
5	0	1	1	0	1	1	0	1	0x6D
6	0	1	1	1	1	1	0	1	0x7D
7	0	0	0	0	0	1	1	1	0x07
8	0	1	1	1	1	1	1	1	0x7F
9	0	1	1	0	1	1	1	1	0x6F

arm

MICRO-
CONTRO-
LADORES
ARM

DISPLAY 7 SEGMENTOS CATODO COMUN

MULTIPLEXACION



arm

MICRO-
CONTRO-
LADORES
ARM

UMAKER | CENTRO DE CAPACITACIÓN
DE DESARROLLO TECNOLÓGICO