

MICROCONTROLADORES ARM






- Configuración de los GPIO en modo salida digital.
- Configuración de los GPIO en modo entrada digital.
- Manejo de display de 7 segmentos.








MICR CONT **LADO** ARI

(GPIO Memory Map)






40004000




Offset




UMAKER | CENTRO DE CAPACITACIÓN DE DESARROLLO TECNOLÓGICO

LED connection in TI Tiva LaunchPad

(LED connection to PORTF in TI Tiva LaunchPad)









Reading a switch in TI Tiva LaunchPad

(Push-button Switches Connected to the Microcontroller in the Tiva LaunchPad Board)









1. CLOCK


ar

CONTRO-LADORES

SYSCTL->RCGC2

Run Mode Clock Gating Control Register 2 (RCGC2)

| = 1U << 5;






1. CLOCK

General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO)

General-Purpose Input/Output Run Mode Clock Gating Control (RCGCGPIO)

Base 0x400F.E000 Offset 0x608

Type R/W, reset 0x0000.0000



If 1 Port E will work

If 1 Port C will work

If 1 Port B will work

If 1 Port A will work

If 1 Port D will work This register should be used to control the clocking for the GPIO modules. To support

legacy software, the RCGC2 register is available. A write to


the RCGC2 register also

writes the corresponding bit in this register.

MICRO-CONTRO-**LADORES ARM**

ar






1. CLOCK

General-Purpose Input/Output Peripheral Ready (PRGPIO)

General-Purpose Input/Output Peripheral Ready (PRGPIO)

Base 0x400F.E000 Offset 0xA08 Type RO, reset 0x0000.0000



While(!(SYSCTL->PRGIO & 1U<<5));


Value description

O: GPIO Port X is not ready for access. It is unclocked, unpowered, or in the process of completing a reset sequence.

1: GPIO Port x is ready for access.








2. GPIODIR

Register 2: GPIO Direction (GPIODIR), offset 0x400

The GPIODIR register is the data direction register. Setting a bit in the GPIODIR register configures the corresponding pin to be an output, while clearing a bit configures the corresponding pin to be an input. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.




GPIO Direction (GPIODIR)

GPIO Port A (APB) base: 0x4000.4000
GPIO Port A (AHB) base: 0x4005.8000
GPIO Port B (APB) base: 0x4000.5000
GPIO Port B (AHB) base: 0x4005.9000
GPIO Port C (APB) base: 0x4005.9000
GPIO Port C (AHB) base: 0x4005.A000
GPIO Port D (APB) base: 0x4005.A000
GPIO Port D (AHB) base: 0x4005.B000
GPIO Port E (APB) base: 0x4005.B000
GPIO Port E (AHB) base: 0x4005.C000
GPIO Port F (APB) base: 0x4005.C000
GPIO Port F (APB) base: 0x4005.D000
GPIO Port F (AHB) base: 0x4005.D000

Offset 0x400

Type R/W, reset 0x0000.0000






Input 0,output =1

3. GPIODEN (GPIO Digital Enable)

DEN

R/W



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Value Description


Digital Enable

- 0 The digital functions for the corresponding pin are disabled.
- The digital functions for the corresponding pin are enabled. The reset value for this register is 0x0000.0000 for GPIO ports that are not listed in Table 10-1 on page 648.



7:0






4. GPIODATA (GPIO Data)

DATA

RW

0x00



Bit/Field	Name	Type	Reset	Description
31:8	reserved	RO	0x0000.00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Data


This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and written to the registers are masked by the eight address lines [9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ADDR[9:2] and are configured as outputs. See "Data Register Operation" on page 654 for examples of reads and writes.




7:0



GPIOLOCK





Bit/Field	Name	Type	Reset	Description	
31:0	LOCK	RW	0x0000.0001	GPIO Lock	


A write of the value 0x4C4F.434B unlocks the GPIO Commit (GPIOCR) register for write access.A write of any other value or a write to the GPIOCR register reapplies the lock, preventing any register updates.


A read of this register returns the following values:

GPIOF->LOCK = 0x4C4F434B;GPIOF->CR \mid = 0x1F;



6. GPIOCR












En la tiva-c está disponible una resistencia pull-up interna y una resistencia pull-down interna en cada pin.











CONFIGURACION





PROCESO DE CONFIGURACION







PROCESO DE CONFIGURACION

```
/*Enable clock GPIOF*/
SYSCTL->RCGCGPIO = 1<<5;
while(!(SYSCTL->PRGPIO & 1U<<5));</pre>
/*config output pins*/
/*UNLOCK*/
GPIOF \rightarrow LOCK = 0x4C4F434B;
GPIOF \rightarrow CR = 0 \times 1F;
//PF1, PF2, PF3
GPIOF->DEN |= 1<<3 | 1<< 2 | 1<<1;
GPIOF->DIR = 1<<3 | 1<< 2 | 1<<1;
/*config input pins*/
//PF0, PF4
GPIOF->DIR &=~ (1<<4 | 1); //10001
GPIOF->DEN = (1<<4 | 1);
GPIOF -> PUR |= (1 << 4 | 1);
```


ESCRITURA

GPIOF->DATA |= 1U<<1; //PF1 -> HIHG

ESCRITURA

SW2 = (GPIOF->DATA & 0x1U); //read PF0






DISPLAY DE 7 SEGMENTOS





DISPLAY 7 SEGMENTOS CATADO COMUN




Num	D7	D6	D5	D4	D3	D2	D1	D0	Hex
									value
	•	g	f	е	d	С	b	а	
0	0	0	1	1	1	1	1	1	0x3F
1	0	0	0	0	0	1	1	0	0x06
2	0	1	0	1	1	0	1	1	0x5B
3	0	1	0	0	1	1	1	1	0x4F
4	0	1	1	0	0	1	1	0	0x66
5	0	1	1	0	1	1	0	1	0x6D
6	0	1	1	1	1	1	0	1	0x7D
7	0	0	0	0	0	1	1	1	0x07
8	0	1	1	1	1	1	1	1	0x7F
9	0	1	1	0	1	1	1	1	0x6F






DISPLAY 7 SEGMENTOS CATADO COMUN

MULTIPLEXACION







UVAKER CENTRO DE CAPACITACIÓN DE DESARROLLO TECNOLÓGICO