


ARM DSTREAM System and Interface Design Reference

ARM JTAG 20

The ARM JTAG 20 connector is a 20-way 2.54mm pitch connector. It can be used in either standard JTAG (IEEE 1149.1) mode or *Serial Wire Debug* (SWD) mode.

The following figure shows the ARM JTAG 20 connector pinout:

Figure 14. ARM JTAG 20 connector pinout



The following table shows the ARM JTAG 20 pinout as used on the target board:

Table 6. ARM JTAG 20 interface pinout table

Pin	Signal name	I/O diagram	Voltage domain
1	VTREF	F	A
2	NC	NA	NA
3	nTRST	D	A
4	GND	H	NA
5	TDI	B	A
6	GND	H	NA
7	TMS/SWDIO	B/C	A
8	GND	H	NA
9	TCK/SWCLK	B	A
10	GND	H	NA
11	RTCK	A	A
12	GND	H	NA
13	TDO/SWO	A	A
14	GND	H	NA

Pin	Signal name	I/O diagram	Voltage domain
15	<b>nSRST</b>	E	A
16	<b>GND</b>	H	NA
17	<b>DBGQRQ</b>	B	A
18	<b>GND</b>	H	NA
19	<b>DBGACK</b>	A	A
20	<b>GND</b>	H	NA

The following table describes the signals on the ARM JTAG 20 interfaces:

**Table 7. ARM JTAG 20 signals**

Signal	I/O	Description
<b>TDI</b>	Output	The Test Data In pin provides serial data to the target during debugging. <b>TDI</b> can be pulled HIGH on the target.
<b>TDO</b>	Input	The Test Data Out pin receives serial data from the target during debugging. You are advised to series terminate <b>TDO</b> close to the target processor. <b>TDO</b> is typically pulled HIGH on the target.
<b>TMS</b>	Output	The Test Mode Select pin is used to set the state of the <i>Test Access Port</i> (TAP) controller on the target. <b>TMS</b> can be pulled HIGH on the target to keep the TAP controller inactive when not in use.
<b>TCK</b>	Output	The Test Clock pin is used to clock data into the <b>TDI</b> and <b>TMS</b> inputs of the target. <b>TCK</b> is typically pulled HIGH on the target.
<b>RTCK</b>	Input	The Return Test Clock pin is used to echo the test clock signal back to DSTREAM for use with adaptive mode clocking. If <b>RTCK</b> is generated by the target processor, you are advised to series terminate it. <b>RTCK</b> can be pulled HIGH or LOW on the target when not in use.
<b>nTRST</b>	Output	The Test Reset pin can be used to reset the TAP controller of the processor to allow debugging to take place. <b>nTRST</b> is typically pulled HIGH on the target and pulled strong-LOW by DSTREAM to initiate a reset. The polarity and strength of <b>nTRST</b> is configurable.
<b>nSRST</b>	Input/Output	The System Reset pin is used to fully reset the target. This signal can be initiated by DSTREAM or by the target board (which is then detected by DSTREAM). <b>nSRST</b> is typically pulled HIGH on the target and pulled strong-LOW to initiate a reset. The polarity and strength of <b>nSRST</b> is configurable.
<b>DBGQRQ</b>	Output	The Debug Request pin can be used to stop the target processor and put it into debug state. <b>DBGQRQ</b> is rarely used by current systems and is usually pulled LOW on the target.

Signal	I/O	Description
<b>DBGACK</b>	Input	The Debug Acknowledge pin can be used to notify DSTREAM that a debug request has been received and the target processor is now in debug state. <b>DBGACK</b> is rarely used by current systems and is usually pulled LOW on the target.
<b>SWDIO</b> (SWD mode)	Input/Output	The Serial Wire Data I/O pin sends and receives serial data to and from the target during debugging. You are advised to series terminate <b>SWDIO</b> close to the target processor.
<b>SWCLK</b> (SWD mode)	Output	The Serial Wire Clock pin clocks data into and out of the target during debugging.
<b>SWO</b> (SWD mode)	Input	The Serial Wire Output pin can be used to provide trace data to DSTREAM. You are advised to series terminate <b>SWO</b> close to the target processor.
<b>VTREF</b>	Input	The Voltage Target Reference pin supplies DSTREAM with the debug rail voltage of the target to match its I/O logic levels. <b>VTREF</b> can be tied HIGH on the target. If <b>VTREF</b> is pulled HIGH by a resistor, its value must be no greater than 100Ω.
<b>GND</b>	-	Ground.

## ▼ See also

### Concepts

- *Target connectors supported by DSTREAM*
- *I/O diagrams*
- *Voltage domains*
- *Series termination.*

### Other information

- ETMv1 and ETMv3 architecture pinouts

Copyright © 2010 ARM. All rights reserved.

ARM DUI 0499B

Non-Confidential

ID111810