Báo cáo bài tập môn Thiết Kế Hệ Thống Số

Sinh Viên: Nguyễn Thị Thanh Tâm – Điện tử 06-K58

MSSV: 20133430

1. Verilog code for traffic light controller

```
// Verilog project: Verilog code for traffic light controller
module traffic light(light highway, light farm, C, clk, rst n);
parameter HGRE FRED=2'b00, // Highway green and farm red
   HYEL FRED = 2'b01, // Highway yellow and farm red
  HRED FGRE=2'b10,// Highway red and farm green
   HRED FYEL=2'b11;// Highway red and farm yellow
input C, // sensor
  clk, // clock = 50 MHz
   rst n; // reset muc thap
output reg[2:0] light highway, light farm; // output of lights
reg[27:0] count=0, count delay=0;
reg delay10s=0,
delay3s1=0, delay3s2=0, RED count en=0, YELLOW count en1=0, YELLOW count e
wire clk enable; // clock 1Hz
reg[1:0] state, next state;
// next state
always @ (posedge clk or negedge rst n)
begin
if(~rst n)
state <= 2'b00;
else
state <= next state;</pre>
end
// FSM
always @(*)
begin
```

```
case (state)
HGRE FRED: begin // Green on highway and red on farm way
RED count en=0;
YELLOW count en1=0;
YELLOW count en2=0;
light highway = 3'b001;
light farm = 3'b100;
if(C) next state = HYEL FRED;
// if sensor detects vehicles on farm road,
// turn highway to yellow -> green
else next state =HGRE FRED;
end
HYEL FRED: begin// yellow on highway and red on farm way
 light highway = 3'b010;
 light farm = 3'b100;
 RED count en=0;
YELLOW count en1=1;
YELLOW count en2=0;
 if(delay3s1) next state = HRED FGRE;
 // yellow for 3s, then red
 else next state = HYEL FRED;
end
HRED FGRE: begin// red on highway and green on farm way
light highway = 3'b100;
light farm = 3'b001;
RED count en=1;
YELLOW count en1=0;
YELLOW count en2=0;
if(delay10s) next state = HRED FYEL;
// red in 10s then turn to yello -> green again for high way
else next state =HRED FGRE;
end
HRED FYEL:begin// red on highway and yellow on farm way
light highway = 3'b100;
```

```
light farm = 3'b010;
RED count en=0;
YELLOW count en1=0;
YELLOW count en2=1;
if(delay3s2) next state = HGRE FRED;
// turn green for highway, red for farm road
else next state =HRED FYEL;
end
default: next state = HGRE FRED;
endcase
end
// create red and yellow delay counts
always @ (posedge clk)
begin
if(clk enable==1) begin
if (RED count en||YELLOW count en1||YELLOW count en2)
 count delay <=count delay + 1;</pre>
 if((count delay == 9) &&RED count en)
 begin
  delay10s=1;
  delay3s1=0;
  delay3s2=0;
  count delay<=0;</pre>
  end
  else if((count delay == 2)&&YELLOW count en1)
 begin
  delay10s=0;
  delay3s1=1;
  delay3s2=0;
  count delay<=0;</pre>
  end
  else if((count delay == 2) &&YELLOW count en2)
 begin
   delay10s=0;
```

```
delay3s1=0;
   delay3s2=1;
   count_delay<=0;</pre>
  end
  else
  begin
  delay10s=0;
  delay3s1=0;
  delay3s2=0;
  end
end
end
// create 1s clock enable
always @(posedge clk)
begin
count <=count + 1;</pre>
//if(count == 50000000) // 50,000,000 for 50 MHz clock running on
real FPGA
if(count == 3) // for testbench
 count <= 0;
end
assign clk_enable = count==3 ? 1: 0; // 50,000,000 for 50MHz running
on FPGA
endmodule
```

2. Code testbench

```
`timescale 10 ns/ 1 ps
// 2. Preprocessor Directives
`define DELAY 1
// 3. Include Statements
//`include "counter_define.h"
module tb_traffic;
// 4. Parameter definitions
```

```
parameter ENDTIME = 400000;
// 5. DUT Input regs
//integer count, count1, a;
reg clk;
reg rst n;
reg sensor;
wire [2:0] light_farm;
// 6. DUT Output wires
wire [2:0] light highway;
// 7. DUT Instantiation
traffic_light tb(light_highway, light_farm, sensor, clk, rst_n);
// 8. Initial Conditions
initial
begin
clk = 1'b0;
rst n = 1'b0;
sensor = 1'b0;
// count = 0;
//// count1=0;
// a=0;
end
// 9. Generating Test Vectors
initial
begin
main;
end
task main;
fork
clock gen;
reset gen;
operation flow;
debug output;
 endsimulation;
```

```
join
endtask
task clock gen;
begin
forever #`DELAY clk = !clk;
end
endtask
task reset_gen;
begin
rst n = 0;
# 20
rst n = 1;
end
endtask
task operation flow;
begin
sensor = 0;
# 600
sensor = 1;
# 1200
sensor = 0;
# 1200
sensor = 1;
end
endtask
// 10. Debug output
task debug output;
begin
$display("----");
     $display("----");
$display("-----");
$display("-----
                           ----");
```

```
$display("----");
$display("----");
$monitor("TIME = %d, reset = %b, sensor = %b, light of highway = %h,
light of farm road = %h", $time, rst_n , sensor, light_highway, light_farm
);
end
endtask
//12. Determines the simulation limit
task endsimulation;
begin
#ENDTIME
$display("-----");
$finish;
end
endtask
endmodule
```