New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

vhdldocgen fails to generate proper latex for VHDL record type (Origin: bugzilla #698998) #5153

doxygen opened this Issue Jul 2, 2018 · 0 comments


None yet
1 participant

doxygen commented Jul 2, 2018

status RESOLVED severity normal in component general for ---
Reported in version on platform Other
Assigned to: Dimitri van Heesch

Original attachment names and IDs:

On 2013-04-26 20:48:36 +0000, Steve wrote:

Created attachment 242621
Patch for vhdldocgen.cpp

It looks like VhdlDocGen::writeRecUnitDocu is missing calls to endParameterType and startParameterName resulting in incorrect \item syntax in the latex output. Here is a sample latex error message.

[215] [216]
! Argument of \item has an extra }.

l.197 )\hspace{0.3cm}{\ttfamily [Type]}}}

The error is fixed by running doxygen with the attached patch. I hope it helps.



On 2013-05-30 19:48:12 +0000, Dimitri van Heesch wrote:

Thanks, I'll include the patch in the next GIT update.

On 2013-06-21 19:24:49 +0000, Steve wrote:

I grabbed the latest GIT code and tested it out. The problem is indeed fixed. Thanks.

@doxygen doxygen closed this Jul 2, 2018

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment