







RT9123

3.2W I²S Input Mono Class-D Audio Amplifier with Effortless Boot and Ultra-Low Quiescent Current

1 General Description

The RT9123 is a mono Class-D amplifier that features high efficiency and performance. In addition to I^2C control, the RT9123 also features a "HW Control Mode" selection for the I^2S /Time-Division Multiplexed (TDM) interface. This mode simplifies the amplifier driver, as it does not require I^2C commands to turn on or off the device. The digital audio interface supports various formats, including I^2S , left-justified, right-justified, and 8-channel TDM formats.

The recommended junction temperature range is -40° C to 125°C, and the ambient temperature range is -40° C to 85°C.


2 Applications

- Smartphones
- Tablets
- Personal Media Players
- Portable TVs
- Gaming Devices
- Cameras

3 Features

- Class-D Speaker AMP
 - 3.2W Output Power @ 4Ω Load, THD < 10%
 - 8μV Output Noise
 - Low Shutdown Current
 - 50µA Quiescent Current in Silence Mode
 - Add Dynamic Range Enhancement (DRE) to Reduce Output Noise
 - Spread Spectrum Frequency
 - Fast Turn-On Time: 1ms
 - Support HW Control Mode without Driver and I²C Control
 - Silence Data Detection
 - Beep Function
- Digital Audio Interface
 - Support I²S, Left-Justified, Right-Justified, and TDM
 - Support 8/16/20/24/32 Bit Data Length and 8kHz to 96kHz Sample Rate
- Digital Volume Control
- Clipping Reduce Gain Control
- Protection
 - OCP: Detect High Current Levels to Disable the Analog Blocks for 100ms
 - VDD UVP: Disable the Analog Blocks when the Battery Voltage Falls Below 2.2V
 - VDD18 UVP: Disable the Analog Blocks when the Battery Voltage Falls below 1.4V
 - OTP: Disable the Analog Block when the IC Temperature Exceeds 150°C

4 Simplified Application Circuit




Copyright © 2025 Richtek Technology Corporation. All rights reserved.

RICHTEK

is a registered trademark of Richtek Technology Corporation.



5 Ordering Information



Note 1.

- Marked with (1) indicated: Compatible with the current requirements of IPC/JEDEC J-STD-020.
- Marked with (2) indicated: Richtek products are Richtek Green Policy compliant.

6 RT9123 Version Table

(Note 2)

RT9123 Current Release Version			RT9123 Customized Setting			
Part Number	Spread Spectrum Reg D_FSS_EN 0x04 [2]	Volume Ramp Reg SKIP_RAMP 0x04 [8]	Clipping AGC Reg CLIP_AGC_EN 0x04 [0]	Silence Detection Reg SIL_DET_EN 0x04 [14]	Audio Format (I ² S/Left-Justify)	
RT9123WSC-2C(2)	ON	ON (5.3ms)	OFF	ON	I ² S	
RT9123GQW-2C	0x04 [2] = 1	0x04 [8] = 0	0x04 [0] = 0	0x04 [14] = 1		
RT9123WSC-2E(2)	ON	OFF (1ms)	OFF	ON	I ² S	
RT9123GQW-2E	0x04 [2] = 1	0x04 [8] = 1	0x04 [0] = 0	0x04 [14] = 1		
RT9123WSC-A4(2)	OFF	ON (5.3ms)	OFF	ON	I ² S	
RT9123GQW-A4	0x04 [2] = 0	0x04 [8] = 0	0x04 [0] = 0	0x04 [14] = 1		
RT9123WSC-A6(2)	OFF	OFF (1ms)	OFF	ON	I ² S	
RT9123GQW-A6	0x04 [2] = 0	0x04 [8] = 1	0x04 [0] = 0	0x04 [14] = 1		

Note 2. This version table is customized for customer use in HW mode.



7 Marking Information

RT9123WSC-2C(2)



E8: Product Code W: Date Code

RT9123WSC-2E(2)



E9: Product Code W: Date Code

RT9123WSC-A4(2)



EA: Product Code W: Date Code

RT9123WSC-A6(2)



EB: Product Code W: Date Code

RT9123GQW-2C



XP=: Product Code YMDAN: Date Code

RT9123GQW-2E



XQ=: Product Code YMDAN: Date Code

RT9123GQW-A4



XR=: Product Code YMDAN: Date Code

RT9123GQW-A6



XS=: Product Code YMDAN: Date Code




Table of Contents

1	Gen	eral Description1		14.8	4-Channel TDM with HW Control Mode	
2	App	lications 1			(Gain = 12.0dB)	15
3	Feat	tures1		14.9	8-Channel TDM with HW Control Mode	
4	Sim	plified Application Circuit1			(Gain = 12.0dB)	16
5	Orde	ering Information2	15	Typi	cal Operating Characteristics	17
6		123 Version Table 2	16	App	lication Information	22
7	Marl	king Information3		16.1	Operation Modes	22
8	Pin (Configuration5		16.2	Power-On/Off Sequence	23
9	Fun	ctional Pin Description5		16.3	Automatic Gain Control	
	9.1	IO Type Definition5		16.4	PIN Configuration for Detection	24
10	Fund	ctional Block Diagram6		16.5	Audio Bits and Frame Widths	
11	Abs	olute Maximum Ratings7		16.6	State Machine	33
12	Rec	ommended Operating Conditions7		16.7	Protection	
13	Elec	trical Characteristics8		16.8	Thermal Considerations	34
14	Typi	cal Application Circuit12		16.9	Layout Considerations	35
	14.1	Mono Speaker with I ² C Control Mode		16.10	I ² C Interface	
		with Address 0x5E'h12		16.11	I ² S Interface	39
	14.2	Stereo Speaker with I ² C Control Mode	17	Fund	ctional Register Description	40
		with Address 0x5C'h and 0x5E'h12	18		ine Dimension	
	14.3	Mono Speaker with HW Control Mode		18.1	WL-CSP-14B 1.81x1.1 (BSC)	47
		(Gain = 12.0dB)13		18.2	WDFN-12L 3x3	
	14.4	Mono Speaker with HW Control Mode	19	Foot	tprint Information	49
		(Gain = 10.5dB)13		19.1	WL-CSP-14B 1.81x1.1 (BSC)	
	14.5	Mono Speaker with HW Control Mode		19.2	WDFN-12L 3x3	
		(Gain = 9.0dB)13	20	Pacl	king Information	51
	14.6	Mono Speaker with HW Control Mode		20.1	Tape and Reel Data	51
		(Gain = 7.5dB)14		20.2	Tape and Reel Packing	53
	14.7	Stereo Speaker with HW Control Mode		20.3	Packing Material Anti-ESD Property	55
		(Gain = 12.0dB)14	21	Data	sheet Revision History	




8 Pin Configuration



WL-CSP-14B 1.81x1.1 (BSC)

(TOP VIEW)



WDFN-12L 3x3

9 Functional Pin Description

Pin No.					
WL-CSP-14B 1.81x1.1 (BSC)	WDFN-12L 3x3	Pin Name	Type	Pin Function	
A1	1	GND	G	Ground.	
A2		PVDD	Р	Supply for the Class-D amplifier.	
A3	12	OUTP	0	Positive Class-D amplifier output.	
B1	2	ASEL/OPTION1	I	Address/gain selection (5 steps).	
B2	11	VDD	Р	Supply for analog power.	
В3	10	OUTN	0	Negative Class-D amplifier output.	
C1	3	VDD18	Р	Supply for IO power.	
C3	13	PGND	G	Power ground.	
D1	4	SCL/OPTION2	I	I ² C clock signal input/channel selection.	
D2	8	EN	I	Chip enable pin.	
D3	9	LRCK	I	I ² S date frame signal input.	
E1	6	SDA/OPTION3	I/O	I ² C data signal input/channel selection.	
E2	5	BCK	1	I ² S bit clock signal input.	
E3	7	DATA	I	I ² S data signal input.	


9.1 IO Type Definition

- P: Power Pin
- G: Ground Pin
- O: Output Pin
- I: Input Pin
- I/O: Input/Output Pin

RT9123_DS-02 March 2025



10 Functional Block Diagram





11 Absolute Maximum Ratings

(Note 3)

• VDD, PVDD	0.3V to 6V
• OUTP, OUTN	0.3V to 6V
• VDD18	0.3V to 2.5V
• LRCK, BCK, DATA, SCL/OPTION2, SDA/OPTION3, EN	0.3V to 5V
• ASEL/OPTION1	0.3V to 2.5V
• Power Dissipation, P _D @ T _A = 25°C	
WL-CSP-14B 1.81x1.1 (BSC)	3.89W
WDFN-12L 3x3	3.24W
• Package Thermal Resistance (Note 4)	
WL-CSP-14B 1.81x1.1 (BSC), θ_{JA}	25.7°C/W
WDFN-12L 3x3, θ_{JA}	30.8°C/W
WDFN-12L 3x3, θ_{JC}	5.4°C/W
Junction Temperature	150°C
Lead Temperature (Soldering, 10sec.)	260°C
Storage Temperature Range	65°C to 150°C
• ESD Susceptibility (Note 5)	
HBM (Human Body Model)	2kV

- Note 3. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 4. θJA is simulated under natural convection (still air) at TA = 25°C with the component mounted on a high effective-thermalconductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ JC is simulated at the exposed pad of the package.

Note 5. Devices are ESD sensitive. Handling precautions are recommended.

12 Recommended Operating Conditions

(Note 6)

- Junction Temperature Range ------40°C to 125°C
- Ambient Temperature Range -------40°C to 85°C

Note 6. The device is not guaranteed to function outside its operating conditions.

RT9123 DS-02 March 2025



13 Electrical Characteristics

(V_{DD} = 5V, V_{DD18} = 1.8V, load = 8Ω + 33μ H, T_A = 25° C, unless otherwise specified.)

Parameter	Parameter Symbol Test Condition		Min	Тур	Max	Unit
System Performance						
On a vating a Can dition	V _{DD}		2.5	5.0	5.5	\/
Operating Condition	V _{DD18}		1.71	1.8	1.98	V
Quiescent Current	IQ_VDD	BCK/LRCK on, DATA silence (Silence detection = disable)		1.78	2.83	
	IQ_VDD18	BCK/LRCK on, DATA silence (Silence detection = disable)		0.94	1.5	mA
Silanca Moda Current	I _{SILENCE_VDD}	BCK/LRCK on, DATA silence (Silence detection = enable)	1	0.05		m۸
Silence Mode Current	I _{SILENCE_VDD18}	BCK/LRCK on, DATA silence (Silence detection = enable)	1	0.50		mA
SUSP Mode Current	I _{SUSP_VDD}	BCK/LRCK/DATA at 0V	1		μА	
SOSP Wode Current	I _{SUSP_VDD18}	BCK/LRCK/DATA at 0V		10		μΑ
	I _{SHDN_VDD}	BCK/LRCK/DATA at 0V, EN = 0V		1		
Shutdown Current	I _{SHDN_VDD18}	BCK/LRCK/DATA at 0V, EN = 0V		1		μА
Output Stage On-Resistance	R _{ON}	PMOS+NMOS		340		mΩ
Turn-On Time	t _{ON}	From SUSP to full gain output Sample rate = 48kHz			1	ms
		ASEL/OPTION1 = 0V, Selection I	175	200	225	
Beep Sound I ² C Control Mode		ASEL/OPTION1 = 0V, Selection II (Default)	350	400	450	
Frequency	fsw_beep_i2C	ASEL/OPTION1 = 0V, Selection III	700	800	900	Hz
		ASEL/OPTION1 = 0V, Selection IV	850	1000	1150	
Beep Sound_HW Control Mode Frequency	f _{SW_BEEP_HW}	ASEL/OPTION1 = 0V	350	400	450	Hz
Analog Performance						
Output Power	Da	THD + N < 10% @ 4Ω + 33μH		3.2		W
Output Power	Po	THD + N < 10% @ 8Ω + 33μH		1.8		VV



Parameter	Symbol	Test Condition	Min	Тур	Max	Unit	
		Gain = 0dB	0.94	1	1.06		
Full-Scale Output Voltage	V _{OUT}	Gain = 12dB (default) VDD/VDDP = 5.5V	3.6		3.85	V _{rms}	
		Analog (Class-D)	0		13.5		
		Step		1.5			
Output Gain	Gain	Error	-0.5		0.5	dB	
		Digital (Volume)	-103		24		
		Step		0.0625			
Signal to Noise Ratio	SNR	A-Weighting, THD + N Po = 1% Input: silence		120		dB	
Dynamic Range	DR	A-Weighting @ THD + N Po = 1% Input: -60 dBFs @ 8Ω + 33μ H	1	112		dB	
		POUT = 1W @ $4Ω + 33μH$		0.02			
Total Harmonic Distortion + Noise	THD+N 1kHz	POUT = 0.5W @ 8Ω + 33μH		0.02		%	
		POUT = 50mW @ 8Ω + 33μH		0.012			
	DCDD	217Hz, VDD ripple = 200mVpp		85			
Power Supply Rejection Ratio	PSRR _{VDD}	10kHz, VDD ripple = 200mVpp				dB	
	PSRR _{VDD18}	217Hz, VDD18 ripple = 15mVpp	87				
Output Noise	V _N	A-weighted, 24/32-bit DATA		8		μV_{rms}	
Output Offset Voltage	V	DC offset (For WL-CSP package)	-2.5	±0.4	2.5		
Output Offset Voltage	Voffset	DC offset (For WDFN package)	-1	±0.4	1	- mV	
Class-D Switch Frequency	f _{SW}		1		450	kHz	
Frequency Response	FR	20Hz to 20kHz	-0.5		0.5	dB	
Efficiency	η	THD + N = 10% @ 8Ω + 33μ H	1	92.5		%	
Protect Performance							
	V _{UVP_VDD}	VDD falling	2.1	2.2	2.3	V	
Undervoltage Protection	V _{UVP_HYS_VDD}	Hysteresis rising	Hysteresis rising 0.15			V	
Undervoltage Protection	V _{UVP_VDD18}	VDD18 falling	1.3	1.4	1.5	V	
	VUVP_HYS_VDD18	Hysteresis rising	-	0.15		V	
Over Temperature Protection	Torr	Temperature rising	-	150		°C	
Over-Temperature Protection	T _{OTP}	Hysteresis falling		25		°C	



Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Outside the second seco	I _{OCP}	VDD = 5V		2.8		Α
Overcurrent Protection	tocp	Auto-recovery time		100		ms
I ² C Interface Electrical Charact	eristics		•		l	
High-Level Input Voltage	V _{IH_I2C}		1.26			V
Low-Level Input Voltage	V _{IL_I2C}				0.54	V
Pull-Down Current	I _{PD}			2		uA
Digital Output Low (SDA)	V _{OL}	I _{PULL-UP} = 3mA			0.4	V
Clock Operating Frequency	f _{SCL}				400	kHz
Bus Free Time Between Stop and Start Condition	t _{BUF}		1.3	-		μS
Hold Time After (Repeated) Start Condition	t _{HD;STA}		0.6	ł		μS
Repeated Start Condition Setup Time	t _{SU;STA}		0.6			μS
Stop Condition Time	t _{SU;STD}		0.6			μS
Data Hold Time	t _{HD;DAT(OUT)}		225			ns
Input Data Hold Time	t _{HD;DAT(IN)}		0		900	ns
Data Setup Time	t _{SU;DAT}		100	ł		ns
Clock Low Period	t _{LOW}		1.3	ł		μS
Clock High Period	tHIGH		0.6			μS
Clock Data Fall Time	t _{F_I2C}		20		300	ns
Clock Data Rise Time	t _{R_I2C}		20		300	ns
Spike Suppression Time	t _{SP}			-	50	ns
I ² S / TDM Interface						
High-Level Input Voltage	V _{IH_I2S}		1.26			V
Low-Level Input Voltage	V _{IL_I2S}				0.54	V
Setup Time FS to BCK Rising Edge	t _{SU1}		10	1		ns
Hold Time FS from BCK Rising Edge	t _{H1}		10			ns
Setup Time DATAI to BCK Rising Edge	t _{SU2}		10			ns
Hold Time DATAI from BCK Rising Edge	t _{H2}		10			ns
Rise Time for BCK/LRCLK	t _{R_I2S}	10% - 90 % rise time			8	ns
Fall Time for BCK/LRCLK	t _{F_l2S}	90% - 10 % fall time			8	ns
Sample Rate	f _S	Sample rate	8	-	96	kHz
Bit Clock	BCK	Bit clock	0.256		24.576	MHz
Delay Time	DIN to BCLK Setup Time	Delay time	10			ns
Jitter Tolerance	BCK/LRCK	Jitter tolerance		12		ns

Copyright © 2025 Richtek Technology Corporation. All rights reserved.

RT9123




Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
TDM Device Channel				8	-	СН




14 Typical Application Circuit

Mono Speaker with I²C Control Mode with Address 0x5E'h




Stereo Speaker with I²C Control Mode with Address 0x5C'h and 0x5E'h 14.2







14.3 Mono Speaker with HW Control Mode (Gain = 12.0dB)



Mono Speaker with HW Control Mode (Gain = 10.5dB) 14.4




14.5 Mono Speaker with HW Control Mode (Gain = 9.0dB)






14.6 Mono Speaker with HW Control Mode (Gain = 7.5dB)




14.7 Stereo Speaker with HW Control Mode (Gain = 12.0dB)






14.8 4-Channel TDM with HW Control Mode (Gain = 12.0dB)







14.9 8-Channel TDM with HW Control Mode (Gain = 12.0dB)








15 Typical Operating Characteristics

















Copyright © 2025 Richtek Technology Corporation. All rights reserved.


RICHTEK









































RT9123 DS-02 March 2025

































16 Application Information

(Note 7)

16.1 **Operation Modes**

The RT9123 operates in several modes, including operating, silence, suspend, power-down, and fault. The operational status of the internal circuit blocks in these different modes is depicted below.

Circuit Block	Mode	OP	SILENCE	SUSP	FAULT	PWDN
I ² C	SCL/SDA	0	0	0	0	X
I ² S	BCK/SR	0	0	X	0	X
1-8	DATA	0	X	X	0	X
PLL	OSC_1MHz PLL	PLL	OSC_1 MHz	X	PLL	X
AMP	Tri-Wav DAC/ADC	0	X	X	X	X
EN	EN	0	0	0	0	X

O: Normal operation

X : Power down

Table 1. Operation Mode


Mode	Condition	Description
Operating	SYS_STATUS [12] = 1 BCK/SR valid DATA valid EN = 1	 The EN pin is asserted at a high level. Enable the AMP by setting SYS_STATUS register [12] to 1. The DATA and BCK/SR paths of the I²S interface are valid. The I²C bus remains awake. The PLL synchronizes to BCK. The chip will enter operating mode.
Silence	SYS_STATUS [12] = 1 BCK/SR valid DATA invalid EN = 1	 The EN pin is asserted at a high level. Enable the AMP by setting SYS_STATUS register [12] to 1. The BCK/SR path of the I²S interface is valid. The DATA path of the I²S is below the threshold. The I²C bus remains awake. The OSC_1MHz is used to monitor the I²S bus. The chip will enter silence mode.
Suspend	SYS_STATUS [12] = 1 BCK/SR invalid DATA invalid EN = 1	 The EN pin is asserted at a high level. Enable the AMP by setting SYS_STATUS register [12] to 1. Most of the clock paths of the I²S interface are turned off. The I²C bus remains awake. Monitor the BCK/SR on the I²S bus to check if the format is correct. The chip will enter suspend mode.



Mode	Condition	Description
Power-down	EN = 0	 The EN pin is asserted at a low level. The I²C bus is turned off. The I²S path is disabled. Power consumption is minimized. The chip will enter power-down mode.
Fault	OTP = 1 OCP = 1 UVP18 = 1 UVP50 = 1 EN = 1	 The chip enters fault mode when an error event from physical protection mechanisms occurs (OCP, UVP18, UVP50, OTP) The AMP will be turned off. The system exits fault mode after the overcurrent protection event is released for a checking cycle of about 100ms. The system exits fault mode immediately after VDD18, UVP50, or OTP are released.


16.2 Power-On/Off Sequence

16.2.1 I²C Control Mode






16.2.2 HW Control Mode



A. Mode Detect (HW/I²C): 1st. VBAT & VDDD toggle (Low to High) 2st. "EN" toggle (Low to High) B. Clock Detect (I2S/TDM): 1st. EN" toggle (Low to High) 2nd. "BCK" Switch

16.3 Automatic Gain Control

The RT9123 supports an automatic gain control (AGC) function by the register (CLIP_AGC_EN). This function can detect PWM cycles to determine if the output signal is clipping at peak levels. When output clipping is detected, the AGC circuit will start to ramp down the output signal by reducing the gain. If the AGC detects that the output signal is not clipped, it will release the gain to the default value.



The count attack AGC and count release AGC can be adjusted using the CLIP_DET_SEL register in I²C mode. Additionally, the AGC_ATTACK_RATE and AGC_RELEASE_RATE registers can be adjusted to set the attack and release times for reducing and increasing gain, respectively.

16.4 PIN Configuration for Detection


16.4.1 SCL/OPTION2 and SDA/OPTION3 PIN Configuration for Mode Selection

The RT9123 supports two operating modes that depend on the SCL/OPTION2 and SDA/OPTION3 pins for mode determination.

RICHTEK



When SCL/OPTION2 = 1 and SDA/OPTION3 = 1, the mode is defined as " I^2C Control Mode". This mode requires the host to initiate and control the on/off sequence of the amplifier via I^2C commands.



Mode	SCL/OPTION2	SDA/OPTION3	I ² S_BCK	ASEL	Device	Gain
				R _{sel_1} (1k)	0x5C'h	
				R _{sel_1} (200k)	0x5D'h	104D
I ² C Mode	1	1	N/A	NC	0x5E'h	12dB
				R _{sel_2} (620k)	0x5F'h	
				GND	BEEP	Beep sound



Except for the condition where SDA/OPTION2 = 1 and SCL/OPTION3 = 1, all other modes are defined as "HW Control Mode". This mode operates automatically and does not require initialization by an I²C command.


Mode	SCL/OPTION3	SDA/OPTION2	I ² S_BCK	ASEL	Channel Selection	Gain
		0	64fs 48fs 32fs	R _{SEL_1} (1k)	(L+R)/2	12.0dB
HW				R _{SEL_1} (200k)		10.5dB
Control	0			NC		9.0dB
Mode (I ² S)				R _{SEL_2} (620k)		7.5dB
				GND	BEEP	Beep sound
			64fs	R _{SEL_1} (1k)		12.0dB
HW				R _{SEL_1} (200k)		10.5dB
Control Mode	0	1	48fs	NC	R	9.0dB
(I ² S)			32fs	R _{SEL_2} (620k)		7.5dB
				GND	BEEP	Beep sound
				R _{SEL_1} (1k)		12.0dB
HW			64fs	R _{SEL_1} (200k)	L	10.5dB
Control Mode	1	0	48fs 32fs	NC		9.0dB
(I ² S)				R _{SEL_2} (620k)		7.5dB
				GND	BEEP	Beep sound
			128fs (32bit)	R _{SEL_1} (1k)	Channel 1 Channel 2	40.JD
HW				R _{SEL_1} (200k)		
Control Mode	0	0	256fs (32bit)	NC	Channel 3	12dB
(TDM)			Fixed: 4-CH	R _{SEL_2} (620k)	Channel 4	
				GND	BEEP	Beep sound
				R _{SEL_1} (1k)	Channel A	
HW	1	0	128fs (16bit) 256fs (32bit) Fixed: 8-CH	R _{SEL_1} (200k)	Channel B	12dB
Control Mode				NC	Channel C	
(TDM)				R _{SEL_2} (620k)	Channel D	
				GND	BEEP	Beep sound
				R _{SEL_1} (1k)	Channel E	
HW			128fs (16bit)	R _{SEL_1} (200k)	Channel F	1040
Control Mode (TDM)	0	0 1	256fs (32bit) Fixed: 8-CH	NC	Channel G	12dB
				R _{SEL_2} (620k)	Channel H	
				GND	BEEP	Beep sound



16.4.2 ASEL/OPTION1 Pin Configuration for Address/Device or Gain Selection

The ASEL/OPTION1 pin serves a multifunctional purpose in each mode.

Upon toggling the EN pin, the ASEL/OPTION1 pin can automatically detect the voltage threshold and enter different states. The voltage threshold can be set by connecting the pin to VDD18 using a $1k\Omega$ (5%) resistor, connecting the pin to VDD18 using a $200k\Omega$ (5%) resistor, or leaving the pin unconnected.



In I²C control mode, there are four address selections: 0x5C, 0x5D, 0x5E, and 0x5F.

Mode	ASEL/OPTION1	Address	
	R _{SEL_1} (1k)	0x5C'h	
12C Control Mada	R _{SEL_1} (200k)	0x5D'h	
I ² C Control Mode	NC	0x5E'h	
	R _{SEL_2} (620k)	0x5F'h	

In the I²S format of HW control mode, there are four gain selections: 12.0dB, 10.5dB, 9.0dB, and 7.5dB.

Mode	ASEL/OPTION1	Gain
	R _{SEL_1} (1k)	12.0dB
HW Control Mode	R _{SEL_1} (200k)	10.5dB
(I ² S format)	NC	9.0dB
	R _{SEL_2} (620k)	7.5dB

In the TDM format of HW control mode, there are 4 channels available for device selection.


Mode	ASEL/OPTION1	Device
	R _{SEL_1} (1k)	Channel 1
HW Control Mode	R _{SEL_1} (200k)	Channel 2
(TDM format)	NC	Channel 3
	R _{SEL_2} (620k)	Channel 4

RT9123_DS-02 March 2025



16.4.3 ASEL/OPTION1 Pin Configuration for Beep Sound

Whenever VDD/VDD18 power is on and the EN pin is asserted high, pulling the ASEL pin to 0V will trigger a beep sound.



16.4.4 EN Pin Configuration for Shutdown Mode

The audio chip enters shutdown mode if the EN pin is asserted to a low level. All internal blocks are turned off in shutdown mode, and the device consumes the minimum quiescent current from the VDD and VDD18 power supplies.

16.5 Audio Bits and Frame Widths

16.5.1 I²C Control Mode

16.5.1.1 Data Format

The I²S formats supported by the RT9123 are listed below:

Interface	BCK Frequency	Data Format	
I ² S Standard	32fs	up to 16-bit	
I ² S Standard	48fs	up to 24-bit	
I ² S Standard	64fs	up to 32-bit	
Left-Justified	32fs	up to 16-bit	
Left-Justified	48fs	up to 24-bit	
Left-Justified	64fs	up to 32-bit	
Right-Justified (16-bit)	32fs/48fs/64fs	16-bit	
Right-Justified (20-bit)	48fs/64fs	20-bit	
Right-Justified (24-bit)	48fs/64fs	24-bit	
Right-Justified (32-bit)	64fs	32-bit	
TDM 8-slot	64fs	64-bit	
TDM 16-slot	128fs	128-bit	
TDM 32-slot	256fs	256-bit	






Figure 1. I²S Format with I²C Control Mode




Figure 2. Left-Justified Format with I²C Control Mode




Figure 3. TDM Standard Format (1bit offset) with I²C Control Mode




Figure 4. TDM Left-Justified Format with I²C Control Mode

RT9123 DS-02 March 2025

29



16.5.2 I²S Sampling Rate

 I^2S can support rates of 8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 88.2kHz, and 96kHz in 32fs/64fs/128fs/256fs.

I²S can support rates of 8kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz, 88.2kHz, and 96kHz in 48fs.

16.5.3 HW Control Mode

In the I²S/Left-Justify format of HW control mode, there are 2 channels per LRCK period, and the audio bits are 16bits per channel. Therefore, the audio bit of BCK periods per LRCK period in this mode is exactly 32fs.




Figure 5. I^2S Format with HW Control Mode (BCK = 32fs)

According to this design concept, the audio bits are 24 bits per channel and 32 bits per channel, and the audio bits of BCK periods per LRCK period is exactly 48fs and 64fs, respectively.




Figure 6. I^2S Format with HW Control Mode (BCK = 64fs)




Figure 7. I²S Format with HW Control Mode (BCK = 48fs)

In the 4-channel TDM format of HW control mode, there are 4 channels per LRCK period, and the audio bits are 32 bits per channel. The audio bits of BCK periods per LRCK period in this mode are exactly 128fs or 256fs.




Figure 8. 4-Channel TDM with HW Control Mode (BCK = 128fs)




Figure 9. 4-Channel TDM with HW Control Mode (BCK = 256fs)

In the 8-channel TDM format of HW control mode, there are 8 channels per LRCK period and the audio bits are 16 bits per channel. The audio bits of BCK periods per LRCK period in this mode are exactly 128fs. There are 8-channel per LRCK period and audio bits are 32 bits per channel. The audio bits of BCK periods per LRCK period in this mode are exactly 256fs.




Figure 10. 8-Channel TDM with HW Control Mode (BCK = 128fs)




Figure 11. 8-Channel TDM with HW Control Mode (BCK = 256fs)

RT9123 DS-02 March 2025

31



Table 2. Valid Resolutions and Frame Widths

Audio Bits	BCK in I ² S/Left-Justified	BCK in 4CH TDM Mode	BCK in 8CH TDM Mode
16	32fs	128fs/256fs	128fs
24	48fs	NOT VALID	NOT VALID
32	64fs	128fs/256fs	256fs

LRCK/BCK PIN Configuration for I²S or TDM Interface in HW Control Mode 16.5.4


The RT9123 will automatically detect the bit clock rate and sample rate to determine the audio source format after power-on. Valid sample rates are 8kHz, 16kHz, 24kHz, 44.1kHz, 48kHz, 88.2kHz, and 96kHz.

Table 3. Valid LRCK/BCK Frequencies (kHz)

BCK (MHz)		I ² S Mode	Mode TDM		Mode
LRCK	32*fs	48*fs	64*fs	128*fs	256*fs
fs = 8kHz	0.256	0.384	0.512	1.024	2.048
fs = 16kHz	0.512	0.768	1.024	2.048	4.096
fs = 24kHz	0.768	1.152	1.536	3.072	6.144
fs = 32kHz	1.024	1.536	2.048	4.096	8.192
fs = 44.1kHz	1.411	2.117	2.822	5.645	11.290
fs = 48kHz	1.536	2.304	3.072	6.144	12.288
fs = 88.2kHz	2.822	4.234	5.645	11.290	22.579
fs = 96kHz	3.072	4.608	6.144	12.288	24.576



16.6 State Machine





16.7 Protection

16.7.1 Undervoltage Protection (UVP) for V_{DD}

The undervoltage protection can detect undervoltage faults on the power supply V_{DD} . The UV flag is triggered when V_{DD} is lower than 2.2V, and then the digital control system disables the analog blocks. When V_{DD} is higher than the hysteresis UVP threshold of 2.4V, the UV protection detects the voltage again to determine if the UV event is finished.

16.7.2 Undervoltage Protection (UVP) for V_{DD18}

The undervoltage protection can detect undervoltage faults on power supply V_{DD18} . When V_{DD18} is lower than 1.4V, the UV flag is triggered, and the digital control system disables the analog blocks. When V_{DD18} is higher than the hysteresis UVP threshold of 1.6V, the UV protection detects the voltage again to determine if the UV event is finished.

16.7.3 Over-Temperature Protection (OTP)

The over-temperature protection can detect over-temperature faults in the chip. The OTP is triggered when the junction temperature is higher than 150°C, and the digital control system disables the analog blocks. When the junction temperature is lower than the hysteresis threshold 150°C, the OTP detects the temperature to determine if the OT event is finished.

16.7.4 Overcurrent Protection (OCP)

The overcurrent protection can detect overcurrent faults in the Class-D amplifier. A fault in the Class-D amplifier that causes a large current exceeding 2.8A triggers the OC flag to the digital control system and disables the analog blocks for 100ms. After a 100ms cooling period, the OCP detects the current again to determine if the OC event is finished.

16.8 Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature $T_{J(MAX)}$, listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the temperature difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

where $T_{J(MAX)}$ is the maximum junction temperature; T_A is the ambient temperature; and θ_{JA} is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 125°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a WL-CSP-14B 1.81x1.1 (BSC) package, the thermal resistance, θ_{JA} , is 25.7°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. For a WDFN-12L 3x3 package, the thermal resistance, θ_{JA} , is 30.8°C/W on a standard JEDEC 51-7 high effective-thermal-conductivity four-layer test board. The maximum power dissipation at $T_A = 25$ °C can be calculated as below:

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (25.7^{\circ}C/W) = 3.89W$ for a WL-CSP-14B 1.81x1.1 (BSC) package.

 $P_{D(MAX)} = (125^{\circ}C - 25^{\circ}C) / (30.8^{\circ}C/W) = 3.24W$ for a WDFN-12L 3x3 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in <u>Figure 12</u> allow the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Figure 12. Derating Curves of Maximum Power Dissipation


16.9 Layout Considerations

 To provide good grounding for the IC and ensure good audio quality while reducing the possibility of interference, power and signal paths should be separated as much as possible. Configure PGND and GND separately during layout and ensure that digital signals are not affected by analog noise.




2. Keep the analog signal paths (VDD, OUTP, and OUTN) as wide and short as possible. We recommend that each path has a minimum width to support 1.5A of current to ensure sufficient current capacity. For example, on a 1oz copper thickness PCB, we recommend reserving at least 60mil width for the AVDD and output paths.






3. Place all decoupling capacitors as close to the RT9123 IC as possible to improve audio performance.




- 4. Ensure that I^2S and I^2C signal paths have a minimum bend angle of over 90° to avoid sharp bends that can cause antenna effects.
- 5. Ensure that both sides of each I²S and I²C signal path have grounding to prevent signal interference.






16.10 I²C Interface

16.10.1 Read and Write Function




16.10.1.1 I²C Waveform Information





16.11 I²S Interface

16.11.1 I²S Waveform Information



Note 7. The information provided in this section is for reference only. The customer is solely responsible for designing, validating, and testing any applications incorporating Richtek's product(s). The customer is also responsible for applicable standards and any safety, security, or other requirements.

RICHTEK



17 Functional Register Description

Address	Byte	Bits	Bits Name	Default	Туре	Description
		15:10	Reserved	6'h0	RO	Reserved
0x00	2	9:4	PROD_ID	000000'b	RO	Product ID
		3:0	VER_ID	0001'b	RO	Version ID
		15	SF_RESET	0'b	wo	Write 1 to trigger a software reset Need to wait for 10ms for the reset to complete
		14	MUTE	0'b	RW	0: Un-mute (default) 1: Soft mute
		13	Reserved	0'b	RO	Reserved
		12	AMP_ON	0'b	RW	Enable amp 0: Amp off (I ² C mode default) (default) 1: Amp on (HW control mode default)
		11	Reserved	0'b	RO	Reserved
0x01	10:		SYS_STATUS	000'b	RO	System status 000: Shutdown (default) 010: Suspend mode / Standby mode 011: Silence mode 100: Beep mode (1MHz clock) 110: Operation mode 111: Beep mode (BCK clock) Others: Reserved
0,01	_	7:6	Reserved	00'b	RO	Reserved
		5:4	D_TRI_FREQ_ SEL	10'b	RW	PWM frequency selection 00: 300kHz 01: 325kHz 10: 350kHz (default) 11: 375kHz
		3:0	SPK_GAIN	1001'b	RW	SPK RI (GAIN) selection 0000: -12dB (DRE-on) 0001: 0dB 0010:1.5dB 0011: 3dB 0100: 4.5dB 0101: 6dB 0110: 7.5dB 0111: 9dB 1000: 10.5dB 1001: 12dB (default) Others: Reserved



Address	Byte	Bits	Bits Name	Default	Туре	Description
		15	SCLK_EDGE_SEL	0'b	RW	URCK transition align with BCK falling (default) LRCK transition align with BCK rising
		14:12	AUD_BITS	010'b	RW	000: 16 bits 001: 20 bits 010: 24 bits (default) 011: 32 bits 100: 8 bits Others: Reserved
		11	TDM_DSP_ OFFSET	1'b	RW	TDM or DSPM offset selection 0: Without offset (DSPMB) 1: 1 bit clock offset (DSPMA) (default)
0x02	2	10:8	AUD_FMT	000'b RW 010		000: I ² S (default) 001: Left-Justified 010: Right-Justified 011: DSP mode 1xx: TDM mode
		7:6	Reserved	00'b	RO	Reserved
		5:4	I2S_CH_SEL	01'b	RW	I ² S channel selection 01: L channel (default) 10: R channel 00/11: (L+R) / 2
		3:2	Reserved	00'b	RO	Reserved
		1:0	BEEP_FREQ_SEL	01'b	RW	Beep frequency selection 00: 200Hz 01: 400Hz (default) 10: 800Hz 11: 1000Hz
0x03	2	15:5	Reserved	11'h0	RW	Reserved
UXUS	2	4:0	TDM_RX_LOC	00000'b	RW	TDM starts receiving location selection



Address	Byte	Bits	Bits Name	Default	Туре	Description
		15	Reserved	0'b	RW	Reserved
		14	SIL_DET_EN	0'b	RW	Silence detection enable 0: Disable (default) 1: Enable
0x04	2	13:12	SIL_TH_SEL	11'b	RW	Silence mode detection threshold (in different AUD_BITS setting) Detect how much MSB swing between 0000 or FFFF and don't care LSB toggled 00: 13MSB (16-bit)/17MSB (20-bit)/21MSB (24-bit)/25MSB (32-bit) 01: 14MSB (16-bit)/18MSB (20-bit)/22MSB (24-bit)/26MSB (32-bit) 10: 15MSB (16-bit)/19MSB (20-bit)/23MSB (24-bit)/27MSB (32-bit) 11: 16MSB (16-bit)/20MSB (20-bit)/24MSB (24-bit)/28MSB (32-bit) (default) Equivalent to the audio signal level in 32-bit audio 00: -73dB (16-bit) / -97Db (20-bit) / -121dB (24-bit) / -145dB (32-bit) 01: -79dB (16-bit) / -103dB (20-bit) / -127dB (24-bit) / -151dB (32-bit) 10: -85dB (16-bit) / -109dB (20-bit) / -133dB (24-bit) / -157dB(32-bit) 11: -91dB (16-bit) / -115dB (20-bit) / -139dB (24-bit) / -163dB (32-bit) (default)
0x04	2	11:9	SIL_HOLD_TIME	010'b	RW	Silence mode hold time selection 000: 1ms 001: 20ms 010: 40ms (default) 011: 80ms 100: 160ms 101: 320ms 110: 640ms 111: 1.28s
		8	SKIP_RAMP	0'b	RW	Skip volume ramp 0: Volume ramp (default) 1: Skip volume ramp
		7:6	VOL_RAMP_ MODE	00'b	RW	Volume slew step control 00: 4.33ms from mute to 0dB (0.5dB/20.83μs) (default) 01: 8.66ms from mute to 0dB (0.25dB/20.83μs) 10: 17.33ms from mute to 0dB (0.125dB/20.83μs) 11: 34.65ms from mute to 0dB (0.0625dB/20.83μs)
		5	HPF_EN	1'b	RW	High-Pass filter enable 0: Disable 1: Enable (default)
		4	DRE_EN	1'b	RW	DRE function 0: Disable 1: Enable (default)



Address	Byte	Bits	Bits Name	Default	Туре	Description
		3	HARD_CLIP_EN	0'b	RW	Hard clip enable 0: Disable (default) 1: Enable
		2	D_FSS_EN	0'b	RW	Spread spectrum enable 0: Disable (default) 1: Enable
		1	CLIP_DET_EN	1'b	RW	Olip detection enable 0: Disable 1: Enable (default)
		0	CLIP_AGC_EN	0'b	RW	Enable auto gain control for CLIP detection 0: Disable (default) 1: Enable
		15	Reserved	0'b	RO	Reserved
		14	PWM_ MODEWHITE	0'b	RW	Noise selection 0: Pink noise (default) 1: White noise
		13	PWM_SELCOEF	0'b	RW	Pink noise coefficient This will affect the noise amplitude for spread spectrum signal, not recommended to modify it. 0: 1/2 (default) 1: 1/4
		12	PWM_NOISE_EN	0'b	RW	Add noise to TRI_GEN 0: Disable (default) 1: Enable
0x05	2	11:10	D_NOISE_AMP	00'b	RW	Noise amplitude for SSC 00: 6.3% (default) 01: 11.7% 10: 17.1% 11: 35.1%
OXOC .		9:8	D_FSS_AMP	01'b	RW	Spread spectrum frequency variation amplitude 00: 14.73% 01: 22.5% (default) 10: 22.5% 11: 30.35%
		7:2	Reserved	6'h0	RO	Reserved
		1	I2C_TIME_OUT_ SEL	0'b	RW	I ² C timeout reset selection 0: Reset I ² C IP only (default) 1: Reset whole chip
			I2C_TIME_OUT_ EN	1'b	RW	I ² C timeout function: If SDA and SCL keep low for 100ms, an I ² C timeout reset will occur. 0x05 bit 0 is the reset option to select the reset block. 0x05 bit 1 for enabling the I ² C timeout function. 0: Disable (default) 1: Enable



Address	Byte	Bits	Bits Name	Default	Туре	Description
		15:11	Reserved	5'h0	RO	Reserved
0x12	2	10:0	VOL_GAIN	11'h180	RW	Volume gain control 11'h000: 24dB 11'h180: 0dB (default) 11'h7FF: mute 0.0625dB per step
		15:11	Reserved	5'h0	RO	Reserved
0x13	2	10:0	HC_TH	11'h180	RW	Hard clip threshold when HARD_CLIP_EN = 1 > 0dB is not allowable for hard clip threshold setting. 11'h180: 0dB (default) 0.0625db per step
		15	BCK_ERR	0'b	W0C	0: No BLK error (default) 1: BLK error, write 0 to clear flag
		14	LRCK_ERR	0'b	W0C	No LRCK clock error (default) LRCK clock error, write 0 to clear flag
		13	UVP50	0'b	W0C	5V UVP 0: Normal (default) 1: Fault (write 0 to clear)
		12	UVP18	0'b	W0C	1.8V UVP 0: Normal (default) 1: Fault (write 0 to clear)
		11	ОТР	0'b	W0C	Channel OTP 0: Normal (default) 1: Fault (write 0 to clear)
		10	OCP	0'b	W0C	Channel OCP 0: Normal (default) 1: Fault (write 0 to clear)
0x20	2	9	CLIP	0'b	W0C	Clip detection 0: Normal (default) 1: Warning (write 0 to clear)
		8	MODE_ERR	0'b	W0C	Mode detection fault 0: Normal (default) 1: Warning (write 0 to clear)
		7	SR_AUTO_DET	1'b	RW	Sampling rate detection enable bit Detect sampling rate and BCK mode 0: Disable, manual set 0x01 SR mode and BCK mode 1: Enable (default)
			SR_MODE	101'b	RW	Sampling rate (manual setting or report) If auto sampling rate detection, SR_MODE reports detection result. 000: 8kHz 001: 12kHz 010: 16kHz 011: 24kHz 100: 32kHz 101: 44.1/48kHz (default) 110: 88.2/96kHz 111: Sampling rate error report



Address	Byte	Bits	Bits Name	Default	Туре	Description
		3:0	BCK_MODE	0010'b	RW	BCK mode report 0000: BCK = 32fs 0001: BCK = 48fs 0010: BCK = 64fs (default) 0100: BCK = 128fs 0110: BCK = 256fs 1001: BCK mode error report Others: Reserved
		15	FAULT_RAMP_ MUTE	0'b	RW	Signal ramp down option when fault occurred 0: Directly mute (default) 1: Ramp mute 1ms
		14	UVP50_EN	1'b	RW	5V UVP enable 0: Disable 1: Enable (default)
		13	UVP18_EN	1'b	RW	1.8V UVP enable0: Disable1: Enable (default)
		12	DC_UVP_CAL_EN	0'b	RW	PVDD UVP re-calibration DC offset enable 0: Disable (default) 1: Enable
		11:10	UVP_DEG_SEL	01'b	RW	UVP flag deglitch time 00: Without deglitch 01: 20μs (default) 10: 30μs 11: 40μs
0x21	2	9:8	CLIP_DET_SEL	01'b	RW	Clip detect threshold, release threshold (unit: PWM cycle) 00: 4, 2 01: 8, 4 (default) 10: 16, 6 11: 32, 12
		7:6	AGC_ATTACK_ RATE	10'b	RW	AGC attack time selection for AGC 00: 0.25dB/20μs 01: 0.25dB/40μs 10: 0.25dB/80μs (default) 11: 0.25dB/160μs
		5:4	AGC_RELEASE_ RATE	10'b	RW	AGC release time selection for AGC 00: 0.25dB/50ms 01: 0.25dB/100ms 10: 0.25dB/200ms (default) 11: 0.25dB/400ms
		2:0	D_SPK_CLP	100'b	RW	SPK duty clamping selection 000: 20.4n 001: 24.6n 010: 26n 011: 30n 100: 31.5n (default) 101: 35.7n 110: 37n 111: 41n

RT9123




Address	Byte	Bits	Bits Name	Default	Туре	Description
		15	D_BG_OK	0'b	RO	Bandgap ready signal
		14	D_UVP50_FLAG	0'b	RO	5V undervoltage flag
0.436	2	13	D_UVP18_FLAG	0'b	RO	1.8V undervoltage flag
0x36	2	12	D_OT_FLAG	0'b	RO	Over-temperature flag
		11	D_OCP_FLAG	0'b	RO	SPK OCP output flag
		10:0	Reserved	020'h	RW	Reserved



18 Outline Dimension

18.1 WL-CSP-14B 1.81x1.1 (BSC)





Complete	Dimensions I	n Millimeters	Dimension	s In Inches	
Symbol	Min	Max	Min	Max	
Α	0.500	0.600	0.020	0.024	
A1	0.120	0.180	0.005	0.007	
b	0.190	0.250	0.007	0.010	
E	1.770	1.850	0.070	0.073	
E1	1.4	100	0.055		
D	1.060	1.140	0.042	0.045	
D1	0.7	700	0.028		
е	0.3	350	0.014		
ccc	0.0)20	0.001		

14B WL-CSP 1.81x1.1 Package (BSC)



18.2 **WDFN-12L 3x3**





DETAIL A

Pin #1 ID and Tie Bar Mark Options

Note: The configuration of the Pin#1 identifier is optional, but must be located within the zone indicated.

	Or was board	Dimensions I	n Millimeters	Dimension	s In Inches	
,	Symbol	Min	Max	Min	Max	
	Α	0.700	0.800	0.028	0.031	
	A1	0.000	0.050	0.000	0.002	
	A3	0.175	0.250	0.007	0.010	
	b	0.150	0.250	0.006	0.010	
	D	2.950	3.050	0.116	0.120	
5	Option1	2.300	2.650	0.091	0.104	
D2	Option2	1.970	2.070	0.078	0.081	
	Е	2.950	3.050	0.116	0.120	
5	Option1	1.400	1.750	0.055	0.069	
E2	Option2	1.160	1.260	0.046	0.050	
	е	0.4	50	0.018		
	L	0.350	0.450	0.014	0.018	


W-Type 12L DFN 3x3 Package


Note 8. The package of the RT9123 uses Option1.



19 Footprint Information


WL-CSP-14B 1.81x1.1 (BSC)





Dockogo	Number of	Tuno	Footpri	Tolerance			
Package	Pins	Type	е	Α	В	Tolerance	
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	4.4	NSMD	0.050	0.200	0.300	±0.025	
WL-CSP1.81x1.11-14(BSC)	14	SMD	0.350	0.230	0.200		

19.2 WDFN-12L 3x3



Package		Number of	er of Footprint Dimension (mm)								Talaranaa
		Pin	Р	Α	В	С	D	Sx	Sy	М	Tolerance
\/\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Option1		0.45	2.00	0.40	0.05	0.05	2.50	1.50	0.50	.0.05
V/W/U/XDFN3x3-12	Option2	12	0.45	3.80	2.10	0.85	0.25	2.12	1.31	2.50	±0.05


Note 9. The package of the RT9123 uses Option1.





20 Packing Information

20.1 **Tape and Reel Data**


20.1.1 WL-CSP-14B 1.81x1.1 (BSC)







Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Siz	ze (A) (in)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min/Max (mm)
WL-CSP 1.81x1.1	8	4	180	7	3,000	160	600	8.4/9.9



C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:


- For 8mm carrier tape: 0.5mm max.


T Ci	W1	Р		В		F		ØJ		K		Н
Tape Size	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.7mm	0.8mm	0.6mm


Copyright © 2025 Richtek Technology Corporation. All rights reserved.

is a registered trademark of Richtek Technology Corporation.


20.1.2 **WDFN-12L 3x3**







Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Siz	ze (A) (in)	Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min/Max (mm)
(V, W) QFN/DFN 3x3	8	4	180	7	3,000	160	600	8.4/9.9



- C, D, and K are determined by component size. The clearance between the components and the cavity is as follows:
- For 8mm carrier tape: 0.5mm max.

Tono Sizo	W1	Р		РВ		F		Ø١		K		Н
Tape Size	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Max
8mm	8.3mm	3.9mm	4.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	1.0mm	1.3mm	0.6mm



20.2 Tape and Reel Packing

20.2.1 WL-CSP-14B 1.81x1.1 (BSC)

Step	Photo/Description	Step	Photo/Description
1	PICHTER JOHN TO THE STATE OF TH	4	
	Reel 7"		12 inner boxes per outer box
2	MCHTGGZ = W T T T T T T T T T T T T T T T T T T	5	RICHTEK 1274 July
	Packing by Anti-Static Bag		Outer box Carton A
3	RICHTEK 2 / MANEY PRINT BEDATAGE PRINT BEDAT	6	
	3 reels per inner box Box A		

Container	Reel			Вох		Carton			
Package	Size	Units	Item	Reels	Units	Item	Boxes	Unit	
WL-CSP	7"	2.000	Box A	3	9,000	Carton A	12	108,000	
1.81x1.1	7	3,000	Box E	1	3,000	For Combined or Partial Rec		Reel.	

RT9123_DS-02 March 2025

53



20.2.2 WDFN-12L 3x3

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	RICHTER OF THE PROPERTY OF THE
2	HIC & Desiccant (1 Unit) inside	5	12 inner boxes per outer box
3	Caution label is on backside of Al bag	6	Outer box Carton A

Container	Reel			Вох		Carton				
Package	Size	Units	Item	Reels	Units	ltem	Boxes	Unit		
(V, W)	7"	2.000	Box A	3	9,000	Carton A	12	108,000		
QFN & DFN 3x3	7	7" 3,000	Box E		1	3,000	For Combined or Partial Reel.			



20.3 Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω/cm^2	10 ⁴ to 10 ¹¹					

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2025 Richtek Technology Corporation. All rights reserved.



21 Datasheet Revision History

Version	Date	Description	Item
00	2024/5/28	Final	Title on P1 Features on P1 Ordering Information on P2 Functional Pin Description on P4 Electrical Characteristics on P8 Application Information on P22, 36 Packing Information on P50, 51
01	2025/3/14	Modify	Features on page 1 - Added 50µA Quiescent Current in Silence Mode RT9123 Version Table on page 2 - Updated the table Marking Information on page 2, 3 - Updated marking information Application Information on page 22, 23, 35 - Modified Power-On/Off Sequence - Modified description in section 16.9 Functional Register Description on page 40 - Modified skip_ramp Packing Information on page 50, 51 - Updated Tape and Reel Data
02	2025/3/26	Modify	Footprint Information on page 49 - Updated WL-CSP-14B 1.81x1.1 (BSC) footprint information