

2x20W, Inductor-Less I²S-input, Low Noise, High-Efficiency Closed-Loop General-Purpose Class-D **Digital Audio Amplifier with DRC Control**

General Description


The RT9120M is a high efficiency, I2S-input, stereo channel audio power amplifier delivering 2x20W into 8Ω BTL speaker loads. It can deliver over 92% power efficiency and eliminate the need for heat-sink.

The built-in anti-pop functions can reduce the speaker's pop noise under all kind of scenarios. Built-in protection circuits can provide over-temperature, overcurrent, overvoltage, and undervoltage protections and report error status.

The RT9120M is a 3-wired device receiving all clocks from external sources with standard I²S, Left-justified, Right-justified and TDM formats. It can support both master and slave mode with wide input sampling rate from 8kHz to 192kHz. A fully programmable data path routes these channels to the internal speaker drivers.

The RT9120M features one band DRC and flexible input mixer, and power limiting.

Ordering Information



Note:

Richtek products are:

DS9120M-00

- ▶ RoHS compliant and compatible with the current requirements of IPC/JEDEC J-STD-020.
- ▶ Suitable for use in SnPb or Pb-free soldering processes.

Features

- Wide Input Supply Range: 4.5V to 26.4V
- Support 1.8V, 3.3V I/O
- I²S, LJ, RJ, TDM Digital Audio Interface
- 2x20W at into 8Ω BTL at 20V
- 2x9W at into 8Ω BTL at 12V
- SNR Up to 108dB
- THD + N is 0.03% at 1W
- 45μV Noise Floor
- Efficiency Up to 92% at 2x10W for 8Ω
- Sampling Frequency from 8kHz to 192kHz
- Built-In Anti-Pop Function for BTL BD **Modulations**
- Flexible Input Mixer
- Programmable Coefficients for DRC Filters and **Supporting Multi-Compression Ratios**
- . Built-In DC Blocking Filters
- Built-in Thermal Fold Back Control
- Protection Features: UVLO, OVP, OCP, OTP and **DCP**
- Filter-Less Application
- VQFN-32L Thermally-Enhanced Package
- RoHS Compliant and Halogen Free

Applications

- LCD-TV
- Monitors
- Home Audio
- Amusement Equipment
- Electronic Music Equipment




Marking Information

RT9120M GQV **YMDNN**

RT9120MGQV: Product Number YMDNN: Date Code


Pin Configuration

(TOP VIEW)



VQFN-32L 5x5

Simplified Application Circuit



2022




Functional Pin Description

Pin No.	Pin Name	Ю	Pin Function
1	SDA	DIO	I ² C data input/output.
2	SCL	DI	I ² C clock input.
3	SDI	DI	I ² S data input.
4	LRCK	DI	I ² S L/R clock input.
5	SCLK	DI	I ² S bit clock input.
6	DVSS	Р	Ground for digital circuits.
7	VR_DIG	Р	1.8V digital supply voltage generated by internal LDO. Noted: when DVDD is 1.8V, please connect DVDD to the VR_DIG.
8	DVDD	Р	3.3V, 1.8V power supply for I/O.
9, 13, 14, 15, 26, 27, 28	NC	Р	No internal connection.
10	AVSS	Р	Ground for analog circuits.
11	AVCC	Р	26.4V power supply for analog circuits.
12	GVDD	Р	Internal power supply generated by LDO.
16	BSTPR	Р	Bootstrap supply for VOUTPR.
17	VOUTPR	AO	Positive output of RCH.
18	PVDDR	Р	26.4V power supply for RCH.
19	VOUTNR	AO	Negative output of RCH.
20	BSTNR	Р	Bootstrap supply of VOUTNR.
21	BSTNL	Р	Bootstrap supply for VOUTNL.
22	VOUTNL	AO	Negative output of LCH.
23	PVDDL	Р	26.4V power supply for LCH.
24	VOUTPL	AO	Positive output of LCH.
25	BSTPL	Р	Bootstrap supply for VOUTPL.
29	FAULTB	DO	Fault indicator (low active).
30	A_SEL	DI	Slave address selection
31	SDO	DO	I ² S data output.
32	PWDNN	DI	Power down pin, low active.
33 (Exposed Pad)	PVSS	Р	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.



Functional Block Diagram



Operation

Error Reporting

The FAULTB pin is error report output pin. Any fault will pull FAULTB to low. This pin is open-drain configuration, need pull-up resistor.

Clock Detection

The RT9120M can accept SCLK to be as 32fs, 48fs and 64fs and support only a 1xfs LRCK. The internal oscillator will check SCLK input constantly. If clock is lost, the RT9120M will mute and shutdown the power stage automatically.

Volume Control

The RT9120M have master volume MS_VOL and each channel volume CH1_VOL, CH2_VOL control. The step of each volume is 0.0625dB per step, from 24dB to mute. CH1 and CH2 also have each mute control, CH1_MUTE and CH2_MUTE.

Built-In Anti-POP Function

An internal soft-start function controls the Duty rampup rate of the output PWM voltage to minimize the POP noise during start-up. Similarly, when power shut-down, the duty also ramp-down to eliminate the POP noise. This function also acts when the PWDNN pin turns-ON/OFF.

Overcurrent Protection

The RT9120M provides OCP function to prevent the device from damages during overload or short-circuit conditions. The current is detected by an internal sensing circuit. Once overload or short-circuit happens, the OCP function is designed to turn off the output immediately.

Undervoltage Protection

The RT9120M monitors the voltage on PVDD voltage threshold. When the voltage on PVDDL/R pin falls below the undervoltage threshold, 4V (typ.) which can be programmable, the UVP circuit turns off the output immediately. Or the latch mode can be configured to use.

Overvoltage Protection

The RT9120M monitors the voltage on PVDD voltage threshold. When the voltage on PVDDL/R pin rise behind the overvoltage threshold, 30V, the OVP circuit turns off the output immediately and operates in cycle by cycle auto-recovery mode. Or the latch mode can be configured to use.



Over-Temperature Protection

The over-temperature protection function will turn off the power MOSFET when the junction temperature exceeds 150°C (minimum). Once the junction temperature cools down by approximately 30°C, the regulator will automatically resume operation. Or the latch mode can be configured to use.

Dynamic Range Enhancement

The dynamic range enhancement which enhance the dynamic range for the application. It will optimize the noise when the operating.



Absolute Maximum Ratings (Note 1)	
Supply Voltage, AVCC, PVDDL, PVDDR	
Supply Voltage, DVDD	
Speaker Amplifier Output Voltage, VOUTXX	
• BSTXX (Note 2)	
• SCL, SDA, FAULTB	
• LRCK, SCLK, SDI, PWDNN, A_SEL	
GND to PVSS, DVSS and AVSS	
• VOUTPR, VOUTNR, VOUTPL, VOUTNL (Note 3)	
• SDO	
• VR_DIG	
• GVDD	
 Power Dissipation, PD @ TA = 25°C 	
VQFN-32L 5x5	3.63W
Package Thermal Resistance (Note 4)	
VQFN-32L 5x5, θ JA	27.5°C/W
VQFN-32L 5x5, θ JC	7°C/W
Lead Temperature (Soldering, 10sec.)	260°C
Junction Temperature	150°C
Storage Temperature Range	
• ESD Susceptibility (Note 5)	
HBM (Human Body Model)	2kV
Recommended Operating Conditions (Note 6)	
Supply Input Voltage, DVDD	3V to 3.6V
	3 V 10 0.0 V

Electrical Characteristics

 $(PVDDL = PVDDR = AVCC = 12V,\ DVDD = 3.3V,\ R_L = 8\Omega,\ T_A = 25^{\circ}C,\ f_{SW} = 384kHz,\ L = 10\mu H,\ C = 0.47\mu F,\ unless\ otherwise$ specified.) (Note 7)

• Supply Input Voltage, PVDDL, PVDDR, AVCC -------4.5V to 26.4V

Р	Parameter		Test Conditions	Min	Тур	Max	Unit
PWDNN,	VIH: High-Level- Input Voltage	ViH		DVDD x 0.7			.,
A_SEL	VIL: Low-Level- Input Voltage	VIL				DVDD x 0.3	V
FAULTB	VOL: Low-Level- Output Voltage	VoL	IPULLUP = 3mA			0.4	V

DS9120M-00



Parameter	Symbol	Test Conditi	ons	Min	Тур	Max	Unit
DVDD Quiescent Current (Normal Mode)	IQ_D	PWDNN = 3.3V/1.8V, 0dBFS input, for DVDD, no load, no LC filter			7.5	15	mA
DVDD Shut Down Current	ISD_D	PWDNN = 0.8V/0.5V, f load, no LC filter	or DVDD, no			15	μА
PVDDL/R + AVCC Quiescent Current (Normal Mode)	IQ_P	PWDNN = 3.3V, switch for PVDD = 12, no load			20	25	mA
PVDDL/R + AVCC Shut Down Current	ISD_P	PWDNN = 0.8V, no loa no load, no LC filter	nd for PVDD,			20	μА
Drain-Source On-State Resistance	RDS(ON)	PVDD = 12V, IOUT = 500mA, T _J = 25°C	High-side Low-side		190 170		mΩ
Speaker Gain Variation	ΔAV(SPK_ AMP)		1	-0.5		0.5	dB
Startup Time from Shut Down	ton				80		ms
Shut Down Time from Enable	toff				60		ms
		400kHz mode		300	400	500	
PWM Switching Frequency	fsw	800kHz mode		600	800	1000	kHz
		THD + N = 10% (BTL)		8	9		
RMS Output Power BD Modulation	Po	THD + N = 1% (BTL)			6.5		W
Modulation		PVCC = 20V, THD + N	= 1% (BTL)		20		1
Total Harmonic Distortion + Noise	THD+N	Po = 1W (BTL)			0.03	0.1	%
Output Integrated Noise	Vn	20Hz to 20kHz, A-weighted, PVDD = 24V			45		μV
Output Offset Voltage	Vos			-6.5		6.5	mV
O T. II.	V	Output power = 1W, no choke	one shielding		-75		ID.
Cross-Talk	XTALK	Output power = 1W, with shielding choke			-100		dB
Signal-to-Noise Ratio	SNR	A-Weighting			108		dB
Power Supply Rejection Ratio	PSRR	Frequency @ 1kHz			-75		dB
Efficiency	η	Output power = 10W +	10W		92		%
Over-Temperature Protection	OTP	Guaranteed by design		150	160	175	°C
Thermal Hysteresis					30		°C
Overcurrent Protection	OCP	BTL		4	5	6	A
Overeunent Fotestion	001	PBTL		8	10	12	
PVDDL/PVDDR Overvoltage	OVP				30		V
PVDDL/PVDDR Undervoltage	UVP	Programmable			4		V
I ² C Interface Electrical Chara	cteristics						
High-Level Input Voltage (Belongs to the internal 1.8V domain)	VIH			VR_ DIG x 0.7			V

Copyright © 2022 Richtek Technology Corporation. All rights reserved.

DS9120M-00 December 2022 www.richtek.com



Р	arameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
	Input Voltage the internal 1.8V	VIL				VR_ DIG x 0.3	٧	
Digital Outp	out Low (SDA)	VoL	IPULLUP = 3mA			0.4	>	
Clock Oper	rating Frequency	fscL				400	kHz	
Bus Free T and Start C	ime Between Stop Condition	tBUF		1.3			μS	
Hold Time / Start Condi	After (Repeated) ition	thd,sta		0.6			μS	
Repeated S Setup Time	Start Condition	tsu,sta		0.6			μS	
Stop Condi	tion Time	tsu,std		0.6			μS	
Input Data	Hold Time	thd,dat(in)		0		900	ns	
Data Setup	Time	tsu,dat		100			ns	
Clock Low	Period	tLOW		1.3			μS	
Clock High	Period	thigh		0.6			μS	
Clock Data	Fall Time	tF		20		300	ns	
Clock Data	Rise Time	t _R		20		300	ns	
Spike Suppression Time		tsp				20	ns	
Slave Mod	e I ² S Interface Elec	trical Chara	acteristics (3.3V I/O)		I	1		
High-Level	High-Level Input Voltage			2.5			V	
Low-Level	Input Voltage	VIL				0.8	V	
000	VOH: High-Level Output Voltage	Vон			3.3		.,	
SDO	VOL: Low-Level Output Voltage	Vol				0.4	- V	
Slave Mod	e I ² S Interface Elec	trical Chara	acteristics (1.8V I/O)	•	l	1		
High-Level	Input Voltage	VIH		1.45			V	
Low-Level	Input Voltage	VIL				0.5	V	
000	VOH: High-Level Output Voltage	Vон			1.8			
SDO	VOL: Low-Level Output Voltage	VoL				0.2	V	
Frequency		fsclkin		0.256		24.576	MHz	
Setup Time, LRCK to SCLK Rising Edge		tsu1		10			ns	
Hold Time, LRCK from SCLK Rising Edge		th1		10			ns	
Setup Time Rising Edge	e, SDIN to SCLK e	tsu2		10			ns	
Hold Time, Rising Edge	SDIN from SCLK e	th2		10			ns	



Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Rise/Fall Time for SCLK/LRCK	t _r /t _f				20	ns
I ² S Duty Cycle for Rising	%		40		60	%

- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
- Note 2. The result is defined when the cross voltage between BST and VOUT is 5V.
- Note 3. The switching terminal should be used within AC peak limits. Overshoot and undershoot must be less than 100ns.
- **Note 4.** θ_{JA} is measured under natural convection (still air) at T_A = 25°C with the component mounted on a high effective-thermal-conductivity four-layer test board on a JEDEC 51-7 thermal measurement standard. θ_{JC} is measured at the top of the package.
- Note 5. Devices are ESD sensitive. Handling precautions are recommended.
- Note 6. The device is not guaranteed to function outside its operating conditions.
- **Note 7.** Measurements were made using the RT9120M_EVM board and Audio Precision System 2722 with AUX-0025 low-pass filter.




Figure 1. I²C Interface Timing Diagram





Figure 2. Timing Diagram of Slave Mode I²S Interface



Typical Application Circuit


3.3V I/O Application



2022




1.8V I/O Application






Power-On Sequence





Power-Off Sequence





Initial Sequence (BTL Mode)

Sequence	reg_addr	reg_size	reg_value	Description				
1	0x40	1	0x80	SW reset, if HW reset has been done (PWDNN set to low), there is no need to do the SW reset.				
	>20ms delay							
2	0x07	1	0x07	Analog gain (Optional)	Initial setting			
3	0x65	1	0x04	Internal setting				
4	0x6C	1	0xC0	DVDD = 1.8V, Set 0x6C to 0xC0. DVDD = 3.3V, no need to adjust.				
5	0x20	2	0x01, 0x80	Set the volume from mute to 0dB				
6	0x05	1	0x80	Amp turn on (PWM = 384kHz)	Amp turn on			
7	0x05	1	0x84	Amp turn on (PWM = 800kHz)	Amp turn on			


Initial Sequence (PBTL Mode)


Sequence	reg_addr	reg_size	reg_value	Description				
1	0x40	1	0x80	SW reset, if HW reset has been done (PWDNN set to low), there is no need to do the SW reset.				
	>20ms delay							
2	0x20	2	0x01, 0x80	Set the volume from mute to 0dB				
3	0x65	1	0x04	Internal setting	Initial setting			
4	0x6C	1	0xC0	DVDD = 1.8V, Set 0x6C to 0xC0. DVDD = 3.3V, no need to adjust.				
5	0x07	1	0x07	Analog gain (Optional)				
6	0x30	3	0x01, 0xC0, 0x07	Set input mixing = L/2+R/2 for				
7	0x31	3	0x01, 0xC0, 0x07	mono mode				
8	0x05	1	0x88	Set to PBTL and Amp turn on (PWM is 384kHz)	Amp turn on			
9	0x05	1	0x8C	Amp turn on (PWM = 800kHz)	Amp turn on			





Typical Characteristics


PWM = 400kHz
















 ${\color{red}\textbf{Copyright}} @ \textbf{2022 Richtek Technology Corporation}. \textbf{ All rights reserved}.$


RICHTEK


is a registered trademark of Richtek Technology Corporation.





















DS9120M-00


















RICHTEK







Noted: Measurements were made using the RT9120M_EVM board and Audio Precision System 2722 with AUX0025 low-pass filter. All measurements taken with 1kHz.



Signal Path



Input High Pass Filter



Address	BITS	Name	Description
0x06	5	HPF_EN	O: Input high pass filter disable I: Input high pass filter enable



DRC

DRC Description	Address	Description
DRC_T: Threshold	0x23	Output Level
DRC_RATIO: Compress ratio	0x24	DRC_Ratio
DRC_O: Make up gain	0x25	Compressor/Limit
DRC_N_T: Noise gate threshold	0x26	
Noise gate enable	0x06	DRC_N_T DRC_T Input Level

DRC Enable

Address	BITS	Name	Description
0x06	2	DRC_EN	0: DRC disable 1: DRC enable

DRC Noise Gate Enable

Address	BITS	Name	Description
0x06	1	DRC_N_EN	0: DRC Noise gate disable 1: DRC Noise gate enable

DRC Control

Address	BITS	Name	Description
0x23	10:0	DRC_TH[10:0]	TH[10:0], DRC Threshold
0x24	7:0	DRC_RATIO[7:0]	RATIO[7:0] DRC compression ratio
0x25	10:0	DRC_O[10:0]	O[10:0] DRC make up gain
0x26	10:0	DRC_N_T[10:0]	N_T[10:0] DRC Noise gate of the DRC



DRC Timing

Address	BITS	Name	Description
0x34	16:0	DRC_AE[16:0]	DRC_AE[16:0], DRC Energy estimator
0x35	16:0	DRC_1_AE[16:0]	DRC_1_AE[16:0], DRC Energy estimator (release)
0x36	16:0	DRC_AD[16:0]	DRC_AD[16:0] DRC release time
0x37	16:0	DRC_AA[16:0]	DRC_AA[16:0] DRC attack time

DRC Timing Equation

DRC Description				Equation	
	Equation: AA = ta = AA/AD/AE fs = sampling ra Ex: ta = 0.15ms AA = (1-e ⁻² DEC = 8627 HEX = 0x21B3	timing, ate s, fs = 4 2/(0.000	8k 15*48000)) x 2 ¹⁵ = 8627.3	
	Threshold		Dec	T_He	
	0.15ms	86	527	0x21E	33
				:	
	400ms	3.	75	0x3	
AA/AE/AD/1-AE Timing					
Equation	Noted: For the different Sampling Rate, the maximum timing will be				
	fs (Sampling Rate)		Max Ti	me (Unit: S)	
	192kHz			0.375	
	96kHz			0.750	
	48khz			1.500	
	32kHz			2.250	
	24kHz			3.000	
	16kHz			4.500	
	12kHz			6.000	
	8kHz			9.000	



DRC Description			Equation			
	T is the threshold of the DRC Equation: T = -(Threshold)/0.0625 (dB) Ex: T = -10dB, -(-10)/0.0625 = 160 T_Dec = 160 T_Hex = DEC2HEX (160) = 0xA0					
DRC_T: Threshold	Threshold	T_Dec	T_Hex			
	-10dB	160	0xA0			
		•	•			
	-15dB	240	0xF0			
	-		•			
	Equation: K_He EX: If compress • The Ratio_V	ession ratio of the ex = DEC2HEX (sion Ratio is 50% alue is 128^0.5	(Ratio_Value) %			
	• K_Dec = 64					
	• K_Hex = DEC2HEX (64) = 0x0040					
DRC_Ratio: Compression	Noted: the maximum value for the full compression is 128					
Ratio		Ratio	K_Dec	K_Hex		
	Full Co	mp (100%)	128	0x0080		
			:			
		50%	64	0x0040		
		•	:	i i		
				·		
	EX: Offset = 0d	_O = (Offset-24) IB)/0.0625			
	• Abs[(0-24/0.0625)] = 384					
	• O_Dec = 384					
		EC2HEX (384) =	1			
DRC_O: Make Up Gain	Offset	O_Dec	O_Hex			
	0dB	384	0x0180			
			:			
	10dB	224	0x00E0			
		·	:			



Peak Mode and RMS Mode

Block Diagram & Description →The detecting threshold using different calculated methods. Peak mode: AE and 1-AE is independent RMS mode: AE + (1-AE) = 1 Peak Mode RMS Mode ΑE ΑE 1-AE


Address	BITS	Name	Description
0x06	3	DRC_PEAK	0: RMS mode 1: Peak mode Noted: The peak mode is recommended to use.



Input Mixer

Block Diagram & Description

→ Input mixer range is from mute to 6dB.



- →Default setting is CH1_IN_MIX_1 is from HPF_L
- →Default setting is CH2_IN_MIX_0 is from HPF_R

Address	BITS	Name	Description
0x30	23:0	CH1_IN_MIX_0	u[23:17], mix_0[16:0] u: Unused
0x31	23:0	CH1_IN_MIX_1	u[23:17], mix_1[16:0] u: Unused
0x32	23:0	CH2_IN_MIX_0	u[23:17], mix_0[16:0] u: Unused
0x33	23:0	CH2_IN_MIX_1	u[23:17], mix_1[16:0] u: Unused



Input Mixer Gain Setting

Address	BITS	Name	Equation		
			Ex: 6dB, Gain = Hex = 0xFFFF Dec = 65535	XFFFF) to Mute (= 20Log (65535/3	32768) = 6dB
0x30, 0x31,	16:0		Gain	Dec	Hex
0x32, 0x33,		mix_1[16:0], mix_0[16:0]	6dB	65535	0XFFFF
one_, one,			2dB	41252	0XA124
			:	:	:
			0	32768	0X8000

Mixer Inverse Phase Setting


Address	BITS	Name	Equation		
	16:0		Equation: Hex Ex: Gain = 6dE Hex = 0x01000 Phase Inverse: Gain	3, 00	EX (-65535) = 0x010000 Hex
0x30, 0x31,			6dB	-65535	0X010000
0x32, 0x33,			ООВ	-00000	07010000
0,02, 0,00,			4dB	-51791	0x135B1
				•	
					· .
			0	-32768	0X018000
			-		·
					i i
					·



SDO Output Configure

Block Diagram & Description

→ The final stage of whole signal path is SDO output configure. It output the final level of each channel before digital filter. And output the I²S data before the HPF.



Address	BITS	Name	Description
0x04	5:4	SDO_SEL[1:0]	00: Reserved 01: Interface output 10: Final output 11: Peak level detect result



Application Information

Richtek's component specification does not include the following information in the Application Information section. Thereby no warranty is given regarding its validity and accuracy. Customers should take responsibility to verify their own designs and to ensure the functional suitability of their components and systems.

I²C Bus Specification

The RT9120M supports the I²C protocol via the input ports SCL and SDA. This protocol defines any device that sends data on to the bus as a transmitter and any device that reads the data as a receiver. The device that controls the data transfer is known as the master and the other as the slave. The master always starts the the serial clock transfer and provides synchronization. The RT9120M is always a slave device in all of its communications. It can operate at up to 400kb/s. The RT9120M I²C interface is a slave only interface.

Communication Protocol

Data changes on the SDA line must only occur when the SCL clock is low. SDA transition while the clock is high is used to identify a START or STOP condition. START is identified by a high to low transition of the data bus SDA signal while the clock signal SCL is stable in the high state. A START condition must precede any command for data transfer. STOP is identified by low to high transition of the data bus SDA signal while the clock signal SCL is stable in the high state. A STOP condition terminates communication between the RT9120M and the bus master. During the data input, the RT9120M samples the SDA signal on the rising edge of clock SCL. For correct device operation, the SDA signal must be stable during the rising edge of the clock and the data can change only when the SCL line is low.

Boost Capacitor Selection

For the large power output, and low frequency, the boost capacitor can be choose from $0.47\mu F$ to $1\mu F$. Reference value can referred the below table:

Test Condition	Capacitor Value
PVDD = 24V, R = 8Ω, Output Power > 2x25W, 20Hz, BTL Mode.	1μF

PVDD = 24V, R = 4Ω , Output Power > 2x20W, 20Hz, BTL Mode.	0.47μF
PVDD=24V, R=4Ω, Output Power > 60W, 20Hz, PBTL Mode	1μF
PVDD = 24V, R = 8Ω, Output Power > 35W, 20Hz, PBTL Mode	1μF

Device Addressing

The RT9120M supports I²C Control interface. The default device address is 0011011 when A_SEL = High or 0011010 when A SEL = Low. A SEL will latch from the power on or software reset, then define the address depends on the low, or high.

A_SEL	Device Address	
High	0011011	
Low	0011010	

I²C Write Control

Following the START condition, the master sends a device select code with the RW bit set to 0. The RT9120M acknowledges this and the writes for the byte of internal address. After receiving the internal byte address, the RT9120M again responds with an acknowledgement.


I²C Read Control

Following the START condition the master sends a device select code with the RW bit set to 1. The RT9120M acknowledges this and then responds by sending one byte of data. The master then terminates the transfer by generating a STOP condition.





Read Function

■ Reading One Indexed Byte of Data from RT (With 1-Byte)




■ Reading n Indexed Words of Data from RT (With N-Byte)







Write Function

■ Writing One Byte of Data to RT (With 1-Byte)



■ Writing n Bytes of Data to RT (With N-Byte)








Audio Interface


The RT9120M supports three kinds of audio interface, I²S, Left justify and Right justify. Each kind of interface support 24bits, 20bits, and 16bits format. The timing diagram is shown below.



Address	BITS	Name	Description
0x02	3:2	AUD_FMT	00: I ² S (default) 01: Left Justify 10: Right Justify 11: DSP
0.02	1:0	AUD_BITS	00: 16bits I ² S 01: 20bits I ² S 10: 24bits I ² S (default) 11: Others: Reserved



Amplification Gain



Output voltage calculation formula = $10^{(D+Vol_Gain)/20}$ x 3.5 x Hard clipping threshold x Output_Gain (Vp)

Noted: There is -2dB at Digital Filter. The DAC 10.9dB has been included the -2dB. So, the hard clipping only work when threshold < -2dB.

Address	BITS	Name	Description	
0x07	2:0	D_SPK_GAIN[2:0]	Class-D output gain 000: 2.0x 001: 2.5x 010: 3.618x 011: 4.000x 100: 4.444x 101: 5.00x 110: 5.614x 111: 6.316x	



Master Volume Gain

Address	BITS	Name		Equation			
			Equation: 24dB - (Dec x 0.0625) Range: 24dB (0X000) to mute (0x7ff) Ex: 10dB, Hex = 0xE0 Dec = 224 Gain = 24dB - (224 x 0.0625) = 10dB				
			Gain	Dec	Hex		
0x20	10:0		24dB	0	0x00		
			10dB	224	0XE0		
				· ·			
			0dB	384	0x180		
				:			



Volume Ramp Up/Down Time

00: 1 step in every sample.

01: mute \rightarrow -40dB, every sample with 1 step. -40dB \rightarrow 24dB, 2 sample with 1 step.


10: mute \rightarrow -40dB, 2 sample with 1 step. -40dB \rightarrow 24dB, 4 sample with 1 step.

Others: mute \rightarrow -40dB, 4 sample with 1 step. -40dB \rightarrow 24dB, 8 sample with 1 step.

Address	BITS	Name	Description
0x0A	1:0	VOL_RAMP_MODE[1:0]	00: 1 step in every sample. 01: mute → -40dB, every sample with 1 step40dB → 24dB, 2 sample with 1 step. 10: mute → -40dB, 2 sample with 1 step40dB → 24dB, 4 sample with 1 step. Others: mute → -40dB, 4 sample with 1 step40dB → 24dB, 8 sample with 1 step.

Hard Clip Function

To clip the signal with different threshold, operate in time domain.




Address	BITS	Name	Description
0x06	0	HARD_CLIP_EN	0: Disable hard clip (default) 1: Enable hard clip
0x27	10:0	HARD_CLIP_TH[10:0]	Hard Clip Threshold for Hard clip, when threshold > 0, there is no any clipping effect happened. 11'h180: 0dB 0.0625db per step Noted: Due to there is -2dB at digital filter, so hard clipping only works when threshold < -2dB.



DC Protection Function

It is to use to protect the loudspeaker, when there are some DC exists at the output. The method is to detect DC at final stage (PWM), calculate the difference of the PWM and a sinc filter to decide the DC level. The IC will shut down when detect the DC.




Address	BITS	Name	Description
	7:4	Reserved	
0x14	3:2	DC_TH[1:0]	DC threshold for DC detection 00: No available 01: 12.5% 10: 18.75% (default) 11: 25%
	1	DC_TIME_SEL	Detection time 0: 342ms (default) 1: 684ms
	0	DC_EN	DC protection disable DC protection enable (default)



Compensate Filter


Compensation filter is purpose to compensate internal gain from DAC, this filter can also compensate the frequency response affected by LC filter, the recommended setting will base on different application circuit to fit the curve.



Compensate	Description									
Compensate	B0, B1, B2	B0, B1, B2, B3: Compensate coefficient								
	Gain									
Gain	0.1dB	0.2dB	0.3dB	0.4dB	0.5dB	0.6dB	0.7dB	0.8dB	0.9dB	1dB
	Coefficient									
В3	00000	1FFFF	00003	00006	00005	00005	00004	00002	00002	80000
B2	0000E	0001E	00022	00026	0003A	00048	0005C	00073	00081	0007F
B1	1FFA1	1FF43	1FEDE	1FE79	1FE19	1FDB1	1FD51	1FCE9	1FC81	1FC14
В0	080A0	0813E	081FF	082C0	0835A	0840F	084A8	0854D	08602	086E0


Address	BITS	Name	Description		
0x06	6	COMP_EN	O: Compensation filter disable (default) Compensation filter enable (Not available for 96kHz and 192kHz sampling rate)		
0x3A	23:17 Reserved		Companyate BO coefficient		
UXSA	16:0	COMP_B0	Compensate B0 coefficient		
0x3B	23:17	Reserved	Companyate R1 coefficient		
UX3B	16:0	COMP_B1	Compensate B1 coefficient		
0x3C	23:17	Reserved	Compensate B2 coefficient		
0.30	16:0	COMP_B2	Compensate B2 Coefficient		
0×3D	23:17	Reserved	Companyate P3 coefficient		
0x3D	16:0	COMP_B3	Compensate B3 coefficient		






TDM

The RT9120M supports TDM format, which maximum output can reach 16Ch.





 ${\color{red}\textbf{Copyright}} @ \textbf{2022 Richtek Technology Corporation}. \textbf{ All rights reserved}.$

RICHTEK

is a registered trademark of Richtek Technology Corporation.



Address	BITS	Name	Description
	7:3	Reserved	
	2	DATAO_PD	Prohibited
0xA0	1	TDM_OFFSET	TDM offset selection 0: Without offset 1: 1 bit clock offset (default)
	0	TDM_EN	0: TDM disable TDM application (default) 1: TDM enable
	7:6	Reserved	
0xA1	5:0	TDM_RX_LOC_L	TDM start receiving location select for left channel (reg*8 + offset) 000000: Start from 0+offset (default) 000001: Start from 8+offset 111100: Start from 480+offest 111101: Start from 488+offset 111110: Not available 111111: Not available
	7:6	Reserved	
0xA2	0xA2 5:0	TDM_RX_LOC_R	TDM start receiving location select for left channel (reg*8 + offset) 000000: Start from 0+offset 000001: Start from 8+offset 111100: Start from 480+offest 111101: Start from 488+offset 111111: Not available 111111: Not available 000100: Start from 32+offset (default)
	7:6	Reserved	
0xA3	5:0	TDM_TX_LOC_L	TDM start transmitting location select for left channel (reg*8 + offset) 000000: Start from 0+offset (default) 000001: Start from 8+offset 111100: Start from 480+offest 111101: Start from 488+offset 111111: Not available 111111: Not available
	7:6	Reserved	
0xA4	5:0	TDM_TX_LOC_R	TDM start transmitting location select for right channel (reg*8 + offset) 000000: Start from 0+offset 000001: Start from 8+offset 111100: Start from 480+offest 111101: Start from 488+offset 111110: Not available 111111: Not available 000100: Start from 32+offset (default)



Example

- 1. Set the 0xA0, Bit[0] to 1
- 2. Set the 0x03, Bit[7:6] to 00
- 3. Use the below setting

Noted: The RT9120M has SDO output, which can output the I^2S data and TDM data to SOC side for receiving use, so if the receiving not use, the 0xA3, and 0xA4 can keep the default setting.

If output is 1	If output is 16Ch, Sampling Rate is 48kHz									
Output Ch	Ch1, Ch2	Ch3, Ch4	Ch5, Ch6	Ch7, Ch8	Ch9, Ch10	Ch11, Ch12	Ch13, Ch14	Ch15, Ch16		
0xA1	Set to 0x00	Set to 0x06	Set to 0x0C	Set to 0x12	Set to 0x18	Set to 0x1E	Set to 0x24	Set to 0x2A		
0xA2	Set to 0x03	Set to 0x09	Set to 0x0F	Set to 0x15	Set to 0x1B	Set to 0x21	Set to 0x27	Set to 0x2D		
0xA3	Set to 0x00	Set to 0x06	Set to 0x0C	Set to 0x12	Set to 0x18	Set to 0x1E	Set to 0x24	Set to 0x2A		
0xA4	Set to 0x03	Set to 0x09	Set to 0x0F	Set to 0x15	Set to 0x1B	Set to 0x21	Set to 0x27	Set to 0x2D		

If output is 8Ch, Sampling Rate is 96kHz							
Output	Ch1,	Ch3,	Ch5,	Ch7,			
Ch	Ch2	Ch4	Ch6	Ch8			
0xA1	Set to	Set to	Set to	Set to			
	0x00	0x06	0x0C	0x12			
0xA2	Set to 0x03	Set to 0x09	Set to 0x0F	Set to 0x15			
0xA3	Set to	Set to	Set to	Set to			
	0x00	0x06	0x0C	0x12			
0xA4	Set to 0x03	Set to 0x09	Set to 0x0F	Set to 0x15			

If output is 4Ch, Sampling Rate is 192kHz						
Output Ch Ch1, Ch2 Ch3, Ch4						
0xA1	Set to 0x00	Set to 0x06				
0xA2	Set to 0x03	Set to 0x09				
0xA3	Set to 0x00	Set to 0x06				
0xA4	Set to 0x03	Set to 0x09				



PBTL Function


It can be configured by the hardware, also need to change the software setting.

The Input signal, can be configured by the input mixer, from register 0x30 to configure the input signal. The default signal for the PBTL is from 0x30 L channel signal.

Address	BITS	Name	Description
0x05	3	D_PBTL	0: BTL 1: PBTL

Address	BITS	Name	Description
0x30	16:0	CH1_IN_MIX_0	u[23:17], mix_0[16:0] u: Unused
0x31	16:0	CH1_IN_MIX_1	u[23:17], mix_1[16:0] u: Unused

Mono PBTL Application Circuit



2022




Mono Configuration

To use the mono configuration, It can be configured by register setting.


Address	BITS	Name	Description
	7	D_LPFR_EN	Enable DAC RCH LPF 0: Disable 1: Enable (default)
	6	D_LPFL_EN	Enable DAC LCH LPF 0: Disable 1: Enable (default)
	5	D_EN_RCH_PWR	RCH PWR stage enable 0: Disable 1: Enable (default)
0x08	4	D_EN_LCH_PWR	LCH PWR stage enable 0: Disable 1: Enable (default)
0.000	3	D_DAC_RCH_EN	Enable DAC_RCH 0: Disable 1: Enable (default)
	2	D_DAC_LCH_EN	Enable DAC LCH 0: Disable 1: Enable (default)
	1 D_SPK_RCH_EN		Enable Class-D RCH SPK 0: Disable 1: Enable (default)
	0	D_SPK_LCH_EN	Enable Class-D LCH SPK 0: Disable 1: Enable (default)





2022







Protection Behavior

If the protection behavior happened, the IC will automated detect, the error condition can be checked by the register or FAULTB pin.

Protection Flag

Address	BITS	Name	Description
	7	Reserved	
	6	DC_ERR	DC flag report 0: No DC error (default) 1: DC error
	5	SCLK_ERR	0: No SCLK error (default) 1: SCLK error, write 0 to clear flag
0x10	4	LRCK_ERR	0: No LRCK clock error (default) 1: LRCK clock error, write0 to clear flag
0.00	3	OC_ERR	0: No OC error (default) 1: OC, write 0 to clear flag
	2	OV_ERR	0: No OV error (default) 1: OV, write 0 to clear flag
	1	OT_ERR	0: No OT error (default) 1: OT, write 0 to clear flag
	0	UV_ERR	0: No UV error (default) 1: UV, write 0 to clear flag

Protection Type

Protection	Auto Recovery	Shutdown Amp (Latch Type)	Fault Pin Pull Low
DC Protection	No	Yes	Yes
SCLK ERROR	Yes. The default setting is Auto recovery.	Yes, it can be configured by the 0x12 bit[5]	Yes, but the MASK can be configured by the 0x11 bit[5]
LRCK ERROR	Yes. The default setting is Auto recovery.	Yes, it can be configured by the 0x12 bit[4]	Yes, but the MASK can be configured by the 0x11 bit[4]
OC ERROR	No	Yes	Yes
OV ERROR	Yes. The default setting is Auto recovery.	Yes, it can be configured by the 0x12 bit[2]	Yes, but the MASK can be configured by the 0x11 bit[2]
OT ERROR	Yes. The default setting is Auto recovery.	Yes, it can be configured by the 0x12 bit[1]	Yes, but the MASK can be configured by the 0x11 bit[1]
UV ERROR	Yes. The default setting is Auto recovery.	Yes, it can be configured by the 0x12 bit[0]	Yes, but the MASK can be configured by the 0x11 bit[0]

When protection happened, there are 2 types of the protection behavior can be use.

- 1. Latch type: Will shut down the AMP directly.
- 2. Auto recovery type: The AMP will enter the auto recovery mode, until the protection behavior stop, the AMP will continued to work.
- 3. The DC, and OC protection only has the latch type.



Fault Behavior Type Select

If the protection behavior happened, the IC will automate detect, there are some error type can be configured by below list.

Address	BITS	Name	Description
	5	SCLK_ERROR_FAULT_TYPE	Fault behavior type select. 0: Auto recovery (default) 1: Latch
	4	LRCK_ERROR_FAULT_TYPE	Fault behavior type select. 0: Auto recovery (default) 1: Latch
	3	OC_ERROR_FAULT_TYPE	Only latch type
0x12	2	OV_ERROR_FAULT_TYPE	Fault behavior type select. 0: Auto recovery (default) 1: Latch
	1	OT_ERROR_FAULT_TYPE	Fault behavior type select. 0: Auto recovery (default) 1: Latch
	0	UV_ERROR_FAULT_TYPE	Fault behavior type select. 0: Auto recovery (default) 1: Latch

Fault Mask

Address	BITS	Name	Description
	5	SCLK_ERROR_mask	Fault mask for 0x10 SCLK error
	4	LRCK_ERROR_mask	Fault mask for 0x10 LRCK error
0x11	3	OC_ERROR_mask	Fault mask for 0x10 OC error
UXII	2	OV_ERROR_mask	Fault mask for 0x10 OV error
	1	OT_ERROR_mask	Fault mask for 0x10 OT error
	0	UV_ERROR_mask	Fault mask for 0x10 UV error



Thermal Considerations

The junction temperature should never exceed the absolute maximum junction temperature T_J(MAX), listed under Absolute Maximum Ratings, to avoid permanent damage to the device. The maximum allowable power dissipation depends on the thermal resistance of the IC package, the PCB layout, the rate of surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation can be calculated using the following formula:

$$PD(MAX) = (TJ(MAX) - TA)/\theta JA$$

where TJ(MAX) is the maximum junction temperature, TA is the ambient temperature, and θ JA is the junction-to-ambient thermal resistance.

For continuous operation, the maximum operating junction temperature indicated under Recommended Operating Conditions is 150°C. The junction-to-ambient thermal resistance, θ_{JA} , is highly package dependent. For a VQFN-32L 5x5 package, the thermal resistance, θ_{JA} , is 27.5°C/W on a standard JEDEC 51-7 high effective- thermal-conductivity four-layer test board. The maximum power dissipation at $T_A = 25$ °C can be calculated as below:

 $PD(MAX) = (150^{\circ}C - 25^{\circ}C)/(27.5^{\circ}C/W) = 3.63W$ for a VQFN-32L 5x5 package.

The maximum power dissipation depends on the operating ambient temperature for the fixed $T_{J(MAX)}$ and the thermal resistance, θ_{JA} . The derating curves in Figure 3 allows the designer to see the effect of rising ambient temperature on the maximum power dissipation.





Figure 3. Derating Curve of Maximum Power

Dissipation


Layout Guide

Place the decoupling capacitors as close as possible to the PVCC and GND, then use shortest trace to link these capacitors, and use more vias for GND link to GND layer to reduce parasitic inductance and resistance. The trace width is 30mil at least.






The VR_DIG, and GVDD decoupling capacitors must be placed as close to the IC as possible.



Place the decoupling capacitors as close as possible to the DVDD and DVSS Pin, AVCC and AVSS Pin for achieving good audio quality, the trace width of DVDD is 6mil at least and the trace width of AVCC is 30mil at least




Place the decoupling capacitors as close as possible to the AVCC and AVSS Pin for achieving good audio quality.

is a registered trademark of Richtek Technology Corporation.



The traces of VOUTPL VOUTNL VOUTPR and VOUTNR should be kept equal width and length respectively, and Bootstrap supply to Lx capacitance required close to the IC.



If possible, coplanar ground fill on both sides for differential pair of speaker out shielding.



Register Map

ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x00	1	DEV_ID	7:0	R	DEVICE_ID[7:0]		8'h10
			7:4	R/W	SR_MODE[2:0]	Sampling rate report 0000: 8kHz 0001: 11.025/12kHz 0010: 16kHz 0011: 22.05/24kHz 0100: 32kHz 0101: 44.1/48kHz (default) 0110: 88.2/96kHz 0111: 192kHz Others: Not supported/SCLK loss/LRCK loss	4'b0101
0x01	0x01 1	I2S_CLK_FMT	3:0	R/W	BCK_MODE[2:0]	BCK mode report 0000: BCK = 32fs 0001: BCK = 48fs 0010: BCK = 64fs (default) 0011: BCK = 96fs 0100: BCK = 128fs 0101: BCK = 192fs 0110: BCK = 256fs 0111: BCK = 384fs 1000: BCK = 512fs Others: Not supported/SCLK loss Noted: For the 48fs, 96fs, 192fs, 384fs, 512fs, please set 0xF8 bit[6] to 0.	4'b0010
			7	R	Reserved	Prohibited	1'b0
			6	R	Reserved	Prohibited	1'b0
			5	R	Reserved	Prohibited	1'b0
0x02	1	I2S_DATA_FMT	4	R/W	DSP_M_A_S	DSP mode A select, active with AUD_FMT = 2'b11 (DSP mode) 0: DSP mode A (default) 1: DSP mode B	1'b0
			3:2	R/W	AUD_FMT	00: I ² S (default) 01: Left Justify 10: Right Justify 11: DSP mode	2'b00
			1:0	R/W	AUD_BITS	00: 16bits I ² S 01: 20bits I ² S 10: 24bits I ² S (default) Others: No define	2'b10



ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
0x03	0x03 1 12S	I2S DATA WL	7:6	R/W	SCLK_DEG_SEL[1:0]	SCLK deglitch time selection 00: No deglitch 01: 1T sync 10: 2T deglitch 11: 3T deglitch (default)	2'b11
			5:0	R/W	AUD_WL	Audio slot length 0 to 16: 16bits 32: 32bits (default) 33 to 63: Not supported	6'd32
			7:6	R	Reserved		2'b00
			5:4	R/W	SDO_SEL[1:0]	00: No output (default) 01: Interface output 10: Final output 11: Peak level detect result	2'b00
0x04	1	SDIO_SEL	3:2	R/W	CH1_SI[1:0]	00: SDIN-L to CH1 (default) 01: SDIN-R to CH1 1X: 0 to CH1	2'b00
			1:0	R/W	CH2_SI[1:0]	00: SDIN-L to CH2 01: SDIN-R to CH2 (default) 1X: 0 to CH2	2'b01
			7	R/W	SR_AUTO_DET	Prohibited	1'b1
			6	R/W	SHUTDOWN	0: Turn on 1: Shut down (default)	1'b1
			5:4	R	Reserved		2'b00
0x05 1	SYS_CTL	3	R/W	D_PBTL	0: BTL (default) 1: PBTL	1'b0	
			2	R/W	D_SPK_VT_FREQ	PWM frequency 0: 400kHz (default) 1: 800kHz	1'b0
			1	R/W	DIS_A_SEL_PU	Prohibited	1'b0
			0	R/W	dSR_DIV_SEL	Prohibited	1'b0



ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
			7	R/W	Reserved		1'b0
			6	R/W	COMP_EN	0: Compensation filter disable (default) 1: Compensation filter enable (not available in 96k & 192kHz Sampling Rate)	1'b0
0x06 1 DIG_			5	R/W	HPF_EN	0: High-Pass filter disable 1: High-Pass filter enable (default)	1'b1
	DIG_BLK_EN	4	R/W	TFC_EN	Thermal fold back control enable 0: Disable (default) 1: Enable	1'b0	
			3	R/W	DRC_PEAK	DRC mode selection 0: RMS mode 1: Peak mode (default)	1'b1
			2	R/W	DRC_EN	DRC enable 0: Disable (default) 1: Enable	1'b0
			1	R/W	DRC_N_EN	DRC noise gate enable 0: Disable (default) 1: Enable	1'b0
			0	R/W	HARD_CLIP_EN	Hard clip enable 0: Disable (default) 1: Enable	1'b0
			7:3	R	Reserved		5'b00000
0x07	0x07 1 SPk		2:0	R/W	D_SPK_GAIN[2:0]	Class-D output gain 000: 2.000x (6dB) 001: 2.500x (8dB) 010: 3.168x (10dB) 011: 4.000x (12dB) 100: 4.444x (13dB) (default) 101: 5.000x (14dB) 110: 5.614x (15dB) 111: 6.316x (16dB)	3'b100



ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
			7	R/W	D_LPFR_EN	Enable DAC RCH LPF 0: Disable 1: Enable (default)	1'b1
			6	R/W	D_LPFL_EN	Enable DAC LCH LPF 0: Disable 1: Enable (default)	1'b1
			5	R/W	D_EN_RCH_PWR	RCH PWR stage enable 0: Disable 1: Enable (default)	1'b1
			4	R/W	D_EN_LCH_PWR	LCH PWR stage enable 0: Disable 1: Enable (default)	1'b1
0x08	1	INTER_PWR_ CTRL	3	R/W	D_DAC_RCH_EN	Enable DAC_RCH 0: Disable 1: Enable (default)	1'b1
			2	R/W	D_DAC_LCH_EN	Enable DAC LCH 0: Disable 1: Enable (default)	1'b1
			1	R/W	D_SPK_RCH_EN	Enable Class-D RCH SPK 0: Disable 1: Enable (default)	1'b1
			0	R/W	D_SPK_LCH_EN	Enable Class-D LCH SPK 0: Disable 1: Enable (default)	1'b1
		PWM_SS_OPT	7	R/W	D_FSS_EN	Spread spectrum enable 0: Disable (default) 1: Enable	1'b0
			6	R/W	PWM_MODEWHITE	Noise select 0: Pink noise (default) 1: White noise	1'b0
0x09	2		5	R/W	PWM_SELCOEF	Pink noise coefficient This will affect the noise amplitude for spread spectrum signal, not recommended to modify it. 0: 1/2 (default) 1: 1/4	1'b0
			4	R/W	PWM_NOISE_EN	Add noise to TRI_GEN 0: Disable (default) 1: Enable	1'b0
			3:2	R/W	D_NOISE_AMP[1:0]	Nosie amplitude for SSC	2'b00
			1:0	R/W	D_FSS_AMP[1:0]	Spread spectrum frequency variation amplitude 00: 20kHz 01: 40kHz (default) 10: 40kHz 11: 60kHz	2'b01



ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
7.55K Byto Regionin			7:6	R	Reserved		2'b00
			5	R/W	CH2_MUTE	0: Unmute (default) 1: CH2 soft mute	1'b0
			4	R/W	CH1_MUTE	0: Unmute (default) 1: CH1 soft mute	1'b0
			3	R/W	SKIP_RAMP	Skip volume ramp	1'b0
	1		2	R	Reserved		1'b0
0x0A		VOL_RAMP	1:0	R/W	VOL_RAMP_MODE [1:0]	Volume Slew step control 00: 1 step in every sample 01: mute \rightarrow -40dB, every sample with1 step40dB \rightarrow 24dB, 2 sample with 1 step. (default) 10: mute \rightarrow -40dB, 2 sample with 1 step40dB \rightarrow 24dB, 4 sample with 1 step. (default) Others: Mute \rightarrow -40dB, 4 sample with 1 step40dB \rightarrow 24dB, 8 sample with 1 step.	2'b01
			7:6	R	Reserved		2'b00
			5	R	D_TFC_UPBOUN_ FLAG	Prohibited	1'b0
			4	R	D_TFC_LOWBOUN_ FLAG	Prohibited	1'b0
0x0B	1	1 TFC_CTRL	3:2	R/W	TFC_TH	Thermal fold back active threshold 00: Temp 110°C (default) 01: Temp 120°C 10: Temp 130°C 11: Temp 140°C	2'b00
			1:0	R/W	TFC_RATE	Thermal fold back attack/release rate 00: 0.0625dB/50ms (default) 01: 0.0625dB/100ms 10: 0.0625dB/200ms 11: 0.0625dB/400ms	2'b00
0x0C	1	Reserved	7:0	R/W	Reserved	Prohibited	8'h00



ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
			7	R/W	MEM_BIST_ERR	Prohibited	1'b0
			6	R	DC_ERR	DC flag report 0: No DC error (default) 1: DC error	1'b0
			5	R/W	SCLK_ERR	0: No SCLK error (default) 1: SCLK error, write 0 to clear flag	1'b0
0x10	1	ERR_RPT	4	R/W	LRCK_ERR	0: No LRCK clock error (default) 1: LRCK clock error, write 0 to clear flag	1'b0
0.10	•	LINI_IXF I	3	R/W	OC_ERROR	0: No OC error (default) 1: OC, write 0 to clear flag	1'b0
			2	R/W	OV_ERROR	0: No OV error (default) 1: OV, write 0 to clear flag	1'b0
			1	R/W	OT_ERROR	0: No OT error (default) 1: OT, write 0 to clear flag	1'b0
			0	R/W	UV_ERROR	0: No UV error (default) 1: UV, write 0 to clear flag	1'b0
			7:6	R	Reserved		2'b00
			5	R/W	SCLK_ERROR_ MASK	Fault mask for 0x02 SCLK error 0: Not mask 1: Mask (default)	1'b1
			4	R/W	LRCK_ERROR_ MASK	Fault mask for 0x02 LRCK error 0: Not mask 1: Mask (default)	1'b1
0x11	1	ERR_MASK	3	R/W	OC_ERROR_MASK	Fault mask for 0x02 OC error 0: Not mask (default) 1: Mask	1'b0
			2	R/W	OV_ERROR_MASK	Fault mask for 0x02 OV error 0: Not mask (default) 1: Mask	1'b0
			1	R/W	OT_ERROR_MASK	Fault mask for 0x02 OT error 0: Not mask (default) 1: Mask	1'b0
			0	R/W	UV_ERROR_MASK	Fault mask for 0x02 UV error 0: Not mask (default) 1: Mask	1'b0



ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
	7.551. Sylo Rogitamo		7:6	7:6 R Reserve			2'b00
			5	R/W	SCLK_ERROR_ FAULT_TYPE	Fault behavior type select. 0: Auto recovery (default) 1: Latch	1'b0
			4	R/W	LRCK_ERROR_ FAULT_TYPE	Fault behavior type select. 0: Auto recovery (default) 1: Latch	1'b0
			3	R/W	OC_ERROR_FAULT_ TYPE	Only support latch type	1'b1
0x12	1	'ERR_TYPE	2	R/W	OV_ERROR_FAULT_ TYPE	Fault behavior type select. 0: Auto recovery (default) 1: Latch	1'b0
			1	R/W	OT_ERROR_FAULT_ TYPE	Fault behavior type select. 0: Auto recovery (default) 1: Latch	1'b0
			0	R/W	UV_ERROR_FAULT_ TYPE	Fault behavior type select. 0: Auto recovery (default) 1: Latch	1'b0
			7:6	R	Reserved		2'b0
0x13	1	AUTO_RCVR	5	R/W	FAULT_B_TYPE	0: Recovery type (default) 1: Latch type	1'b0
			4	R/W	PROT_PWR_PL_EN	Prohibited	1'b1
			3:0	R/W	Prohibited	Prohibited	4'b0010
			7:4	R	Reserved		4'b0000
0x14	1	DC_PROT	3:2	R/W	DC_TH[1:0]	DC threshold for DC detection 00: No available 01: 12.5% 10: 18.75% (default) 11: 25%	2'b10
			1	R/W	DC_TIME_SEL	Detection time 0: 342ms (default) 1: 684ms	1'b0
			0	R/W	DC_EN	DC protection enable 0: Disable 1: Enable (default)	1'b1
0x15	1	Reserved_15	7:0	R/W	Reserved	Prohibited	8'h00



ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
			15:11	R	Reserved	Prohibited	5'b00000
0x20	MS_VOL	10:0	R/W	MS_VOL[10:0]	Master volume control 11'h000: 24dB 11'h180: 0dB 11'h7FF: mute (default) 0.0625dB per step	11'h7FF	
	0x21 2 CH1_VOL		15:11	R	Reserved	Prohibited	5'b00000
0x21			10:0	R/W CH1_VOL[10:0] 11'h000: 24d 11'h180: 0dB 11'h7FF: mut		CH1 volume control 11'h000: 24dB 11'h180: 0dB (default) 11'h7FF: mute 0.0625dB per step	11'h180
			15:11	R	Reserved	Prohibited	5'b00000
0x22	2	CH2_VOL	CH2_VOL 10:0 R/W CH2_VOL[10:0] CH2 volume control 11'h000: 24dB 11'h180: 0dB (default 11'h7FF: mute 0.0625dB per step		11'h000: 24dB 11'h180: 0dB (default) 11'h7FF: mute	11'h180	
			15:11	R	Reserved	Prohibited	5'b00000
0x23	0x23 2 DRC_TH		10:0	R/W	DRC_TH	DRC threshold 11'h000: 0dB (default) 11'h180: -24dB 11'h67E: -103.875dB 11'h67F~11'h7FF: Not available 0.0625dB per step	11'h000
			15:8	R	Reserved	Prohibited	8'h00
0x24	0x24 2 DRC_RATIO		7:0	R/W	DRC_RATIO	DRC compress ratio 8'h00: No compression 8'h80~8'hFF: Full compression 1/128 per step	8'h80
			15:11	R	Reserved	Prohibited	5'b00000
0x25 2 DRC_OFFSET		10:0	R/W	DRC_OFFSET	DRC make up gain (Offset) 11'h000: 24dB 11'h180: 0dB (default) 11'h7FE: –103.9375dB 11'h7FF: Not available 0.0625dB per step	11'h180	



ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
			15:11 R Reserved			Prohibited	5'b00000
0x26	0x26 2 DRC_NG_		10:0	R/W	DRC_NG_TH	Noise gate threshold 11'h000: 0dB 11'h180: -24dB 11'h640: -100dB (default) 11'h67E: -103.875dB 11'h67F~11'h7FF: Not available 0.0625dB per step	11'h640
			15:11	R	Reserved	Prohibited	5'b00000
0x27	2 HARD_CLIP_ TH		10:0	R/W	HARD_CLIP_TH [10:0]	Hard Clip Threshold when HARD_CLIP_EN = 1 > 0dB is not allowable for hard clip threshold setting 11'h180: 0dB (default) 0.0625db per step	11'h180
0x30	3	CH1_IN_MIX_0	23:17	R	Reserved	Prohibited	7'h00
			16:0	R/W	CH1_IN_MIX_0	CH1_IN_MIX_0	17'h08000
0x31	3	CH1_IN_MIX_1	23:17	R	Reserved	Prohibited	7'h00
			16:0	R/W	CH1_IN_MIX_1	CH1_IN_MIX_1	17'h00000
0x32	3	CH2_IN_MIX_0	23:17	R	Reserved	Prohibited	7'h00
			16:0	R/W	CH2_IN_MIX_0	CH2_IN_MIX_0	17'h00000
0x33	3	CH2_IN_MIX_1	23:17	R	Reserved	Prohibited	7'h00
			16:0	R/W	CH2_IN_MIX_1	CH2_IN_MIX_1	17'h08000
0x34	3	DRC_AE	23:17	R	Reserved	Prohibited	7'h00
			16:0	R/W	DRC_AE	DRC energy estimator	17'h08000
			23:17	R	Reserved	Prohibited	7'h00
0x35	3	DRC_1-AE	16:0	R/W	DRC_1-AE	DRC energy estimator when releasing	17'h00000
0x36	3	DRC_AD	23:17	R	Reserved	Prohibited	7'h00
0,00	Ů		16:0	R/W	DRC_AA	DRC attack time	17'h08000
0x37	3	DRC_AA	23:17	R	Reserved	Prohibited	7'h00
0,07	J	BINO_AA	16:0	R/W	DRC_AD	DRC release time	17'h08000
0×38	3	DMS DDT AE	23:17	R	Reserved	Prohibited	7'h00
0,30	0x38 3 RMS_RPT_AE		16:0	R/W	RMS_RPT_AE	Prohibited	17'h08000
			23:17	R	Reserved		7'h00
0x3A	0x3A 3 CC		16:0	R/W	COMP_B0	Compensation filter coefficient B0	17'h08000
			23:17	R	Reserved		7'h00
0x3B	3	COMP_B1	16:0	R/W	COMP_B1	Compensation filter coefficient B1	17'h00000

Copyright © 2022 Richtek Technology Corporation. All rights reserved.

DS9120M-00 December 2022 www.richtek.com



ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
			23:17	R	Reserved		7'h00
0x3C	3	COMP_B2	16:0	R/W	COMP_B2	Compensation filter coefficient B2	17'h00000
			23:17	R	R Reserved		7'h00
0x3D	3	COMP_B3	16:0	R/W	COMP_B3	Compensation filter coefficient B3	17'h00000
0x3E	4	CH1_RMS_RPT	31:0	R	CH1_RMS_RPT[31:0]	Channel 1 final RMS output (Not available in 96k & 192kHz Sampling Rate)	32'h00000000
0x3F	4	CH2_RMS_RPT	31:0	R	CH2_RMS_RPT[31:0]	Channel 2 final RMS output (not available in 96k & 192kHz Sampling Rate)	32'h00000000
0x40	1	SW_RESET	7	W	SF_RESET	Write 1 to trigger software reset Need to wait 10ms for reset completion	1'b0
			6:0	R	Reserved	7'b0000000	
			7	R	D_VCORE_OK	Prohibited	1'b1
			6	R/W	D_EN_DVDD_UV	0: Disable (default) 1: Enable	1'b0
			5:4	R/W	D_UVP_DVDD_VTH [1:0]	Prohibited	2'b10
0x6C	0x6C 1	UVP_OPT	3	R/W	D_UV_RAMP_DOWN	SPK UV protection behavior 0: HZ_PROT directly (default) 1: Power-off sequence	1'b0
			2:0	R/W	D_UVP_PVDD_SEL [2:0]	Select UVP level for PVDD power domain 3'b000: 6.15V (default) 3'b001: 7.7V 3'b010: 8.5V 3'b011: 9.5V 3'b100: 10.9V 3'b101: 12.7V 3'b110: 15.4V 3'b111: 19.8V	3'b000




ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
			7:4	R	Reserved		4'b0000
			3	R/W	SCLK_EDGE_SEL	0: RX @BCK rising edge & TX @BCK falling edge (default) 1: RX @BCK falling edge & TX @BCK rising edge	1'b0
0xA0	1	AUD_TDM	2	R/W	DATAO_PD	Prohibited	1'b0
			1	R/W	TDM_OFFSET	TDM offset selection 0: Without offset 1: 1bit clock offset (default)	1'b1
			0	R/W	TDM_EN	0: TDM disable TDM application (default) 1: TDM enable	1'b0
			7:6	R	Reserved		2'b00
0xA1	1 TDM_RX_L		5:0	R/W	TDM_RX_LOC_L	TDM start receiving location select for left channel (reg*8 + offset) 000000: Start from 0 + offset (default) 000001: Start from 8 + offset 111100: Start from 480 + offest 111101: Start from 488 + offset 111111: Not available 111111: Not available	6'b000000
			7:6	R	Reserved		2'b00
0xA2	1	TDM_RX_R	5:0	R/W	TDM_RX_LOC_R	TDM start receiving location select for left channel (reg*8 + offset) 000000: Start from 0 + offset 000001: Start from 8 + offset 00001: Start from 24 + offset (default) 111100: Start from 480 + offest 111101: Start from 488 + offset 111111: Not available 111111: Not available	6'b000011



ADDR	Byte	RegName	BITS	R/W	Name	Description	Default
			7:6	R	Reserved		2'b00
0xA3	1	TDM_TX_L	5:0	R/W	TDM_TX_LOC_L	TDM start transmitting location select for left channel (reg*8 + offset) 000000: Start from 0 + offset (default) 000001: Start from 8 + offset 111100: Start from 480 + offest 111101: Start from 488 + offset 111111: Not available 111111: Not available	6'b000000
			7:6	R	Reserved		2'b00
0xA4	1	TDM_TX_R	TDM_TX_R 5:0 R/W TDM_TX_LOC_R TDM_TX_LOC_R 5:0 R/W TDM_TX_LOC_R TDM locat char 0000 0 + 0 0000 0ffse 1111 480 1111 488		TDM start transmitting location select for right channel (reg*8 + offset) 000000: Start from 0 + offset 000001: Start from 8 + offset 000011: Start from 24 + offset (default) 111100: Start from 480 + offest 111101: Start from 488 + offset 111111: Not available 111111: Not available	6'b000011	



Outline Dimension



Note: The configuration of the Pin #1 identifier is optional, but must be located within the zone indicated.


Cumbal	Dimensions I	In Millimeters	Dimension	s In Inches
Symbol	Min	Max	Min	Max
Α	0.800	1.000	0.031	0.039
A1	0.000	0.050	0.000	0.002
A3	0.175	0.250	0.007	0.010
b	0.180	0.300	0.007	0.012
D	4.950	5.050	0.195	0.199
D2	3.400	3.750	0.134	0.148
Е	4.950	5.050	0.195	0.199
E2	3.400	3.750	0.134	0.148
е	0.5	500	0.0)20
L	0.350	0.450	0.014	0.018

V-Type 32L QFN 5x5 Package

Footprint Information

59






Package	Number of		Footprint Dimension (mm)							Toloropoo	
	Pin	Р	Ax	Ay	Вх	Ву	С	D	Sx	Sy	Tolerance
V/W/U/XQFN5*5-32	32	0.50	5.80	5.80	4.10	4.10	0.85	0.30	3.55	3.55	±0.05




Packing Information

Tape and Reel Data



Package Type	Tape Size (W1) (mm)	Pocket Pitch (P) (mm)	Reel Size (A) (mm) (in)		Units per Reel	Trailer (mm)	Leader (mm)	Reel Width (W2) Min./Max. (mm)
QFN/DFN 5x5	12	8	180	7	1,500	160	600	12.4/14.4



C, D and K are determined by component size.

The clearance between the components and

Tape Size W1		F)	В		F		۵٦		Н
Tape Size	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Max.
12mm	12.3mm	7.9mm	8.1mm	1.65mm	1.85mm	3.9mm	4.1mm	1.5mm	1.6mm	0.6mm

Copyright © 2022 Richtek Technology Corporation. All rights reserved.

RICHTEK

is a registered trademark of Richtek Technology Corporation.



Tape and Reel Packing

Step	Photo/Description	Step	Photo/Description
1	Reel 7"	4	RICHTER MARKET M
2	Management of the state of the	5	
3	HIC & Desiccant (1 Unit) inside Caution label is on backside of Al bag	6	Outer box Carton A

Container	R	Reel		Box	Вох			Carton			
Package	Size	Units	Item	Size(cm)	Reels	Units	Item	Size(cm)	Boxes	Unit	
OFN/DEN 5v5	7"	4 500	Box A	18.3*18.3*8.0	3	4,500	Carton A	38.3*27.2*38.3	12	54,000	
QFN/DFN 5x5	/	1,500	Box E	18.6*18.6*3.5	1	1,500		For Combined or Ur	-full Reel.		



Packing Material Anti-ESD Property

Surface Resistance	Aluminum Bag	Reel	Cover tape	Carrier tape	Tube	Protection Band
Ω /cm ²	10 ⁴ ~ 10 ¹¹	10 ⁴ ~ 10 ¹¹	$10^4 \sim 10^{11}$	10 ⁴ ~ 10 ¹¹	10 ⁴ ~ 10 ¹¹	10 ⁴ ~ 10 ¹¹

Richtek Technology Corporation

14F, No. 8, Tai Yuen 1st Street, Chupei City Hsinchu, Taiwan, R.O.C. Tel: (8863)5526789

RICHTEK

Richtek products are sold by description only. Richtek reserves the right to change the circuitry and/or specifications without notice at any time. Customers should obtain the latest relevant information and data sheets before placing orders and should verify that such information is current and complete. Richtek cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Richtek product. Information furnished by Richtek is believed to be accurate and reliable. However, no responsibility is assumed by Richtek or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Richtek or its subsidiaries.

Copyright © 2022 Richtek Technology Corporation. All rights reserved.

RICHTEK is a registered trademark of Richtek Technology Corporation.

DS9120M-00 December 2022 www.richtek.com



Datasheet Revision History

Version	Date	Description	ltem
00	2022/12/13	Final	Features on P1 Electrical Characteristics on P7