

# **TSDxx Unidirectional TVS Diodes in SOD-323**

### 1 Features

- IEC 61000-4-2 ESD protection:
  - ±30kV contact discharge
  - ±30kV air gap discharge
- IEC 61000-4-5 surge protection:
  - 7-60A (8/20µs)
- IO capacitance < 20pF (typical)
- Ultra low leakage current: 50nA (maximum)
- Industrial temperature range: -55°C to +150°C
- Industry standard SOD-323 leaded package  $(2.65mm \times 1.3mm)$

# 2 Applications

- I/O Protection
- **Power Line Protection**
- **USB VBUS**
- Grid infrastructure
- Portable electronics

### 3 Description

The TSDxx are a family of unidirectional TVS protection diodes designed for clamping harmful transients such as ESD and surge. The TSDxx devices are rated to dissipate ESD strikes up to ±30kV (contact and air gap discharge) and also meets the maximum level specified in the IEC 61000-4-2 international standard (Level 4).

Combining the robust clamping performance and low capacitance of this device, TSDxx are excellent TVS diodes to protect both data and power lines in many different applications.

The TSDxx family is offered in the industry standard, leaded SOD-323 package to enable easy solderability.

### **Package Information**

PART NUMBER	PACKAGE (1)	PACKAGE SIZE (2)	
TSDxx	DYF (SOD-323, 2)	2.65mm × 1.3mm	

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



**Functional Block Diagram** 



# **Table of Contents**

1 Features1	5.12 Electrical Characteristics - TSD36
2 Applications1	5.13 Typical Characteristics9
3 Description1	6 Application and Implementation11
4 Pin Configuration and Functions3	6.1 Application Information11
5 Specifications4	7 Device and Documentation Support11
5.1 Absolute Maximum Ratings4	7.1 Documentation Support11
5.2 ESD Ratings - JEDEC Specification4	7.2 Receiving Notification of Documentation Updates 11
5.3 ESD Ratings - IEC Specification4	7.3 Support Resources11
5.4 Recommended Operating Conditions4	7.4 Trademarks11
5.5 Thermal Information5	7.5 Electrostatic Discharge Caution11
5.6 Electrical Characteristics - TSD035	7.6 Glossary11
5.7 Electrical Characteristics - TSD056	8 Revision History12
5.8 Electrical Characteristics - TSD126	9 Mechanical, Packaging, and Orderable Information 13
5.9 Electrical Characteristics - TSD157	9.1 Tape and Reel Information13
5.10 Electrical Characteristics - TSD187	
5.11 Electrical Characteristics - TSD248	



# **4 Pin Configuration and Functions**




Figure 4-1. DYF Package, 2-Pin SOD-323 (Top View)

### **Table 4-1. Pin Functions**

	PIN	TYPE <sup>(1)</sup>	DESCRIPTION	
NO.	NAME	IYPE		
1	Ю	I/O	Protected Channel	
2	GND	GND	Ground. Connect to ground.	

(1) I = input, O = output. GND = ground



### **5 Specifications**

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	Parameter	DEVICE	MIN	MAX	UNIT
		TSD03		170	W
		TSD05		529	W
		TSD12		300	W
P <sub>PP</sub>	IEC 61000-4-5 power (t <sub>p</sub> – 8/20μs) at 25°C	TSD15		300	W
		TSD18		300	W
		TSD24		250	W
		TSD36		300	W
		TSD03		25	Α
		TSD05		60	Α
		TSD12		18	Α
I <sub>PP</sub>	IEC 61000-4-5 current (t <sub>p</sub> – 8/20μs) at 25°C	TSD15		15	Α
		TSD18		15	Α
		TSD24		9	Α
		TSD36		7	Α
T <sub>A</sub>	Ambient Operating Temperature		-55	150	°C
T <sub>stg</sub>	Storage Temperature		-65	155	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.

### 5.2 ESD Ratings - JEDEC Specification

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2500	V
V <sub>(ESD)</sub>	V <sub>(ESD)</sub> Electrostatic discharge	Charged device model (CDM), per JEDEC specification JS-002 (2)	±1000	V

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufactuuring with a standard ESD control process
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufactuuring with a standard ESD control proccess.

### 5.3 ESD Ratings - IEC Specification

			VALUE	UNIT
	IEC 61000-4-2 contact discharge	±30000		
V(ESD)	V <sub>(ESD)</sub> Electrostatic discharge	IEC 61000-4-2 air-gap discharge	±30000	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \

### **5.4 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T <sub>A</sub>	Operating free-air temperature	-55		150	°C



### 5.5 Thermal Information

		TSD03	TSD05	TSD12 / TSD15 / TSD18 / TSD24 / TSD36	
	THERMAL METRIC (1)		DYF (SOD-323)	DYF (SOD-323)	UNIT
		2 PINS	2 PINS	2 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	739.2	672.0	693.9	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	287.7	230.5	254.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	605.5	541.4	566.6	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	118.4	64.4	78.6	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	591.1	527.5	552.3	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

### 5.6 Electrical Characteristics - TSD03

At  $T_A = 25$ °C unless otherwise noted (1)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> < 50nA, across operating temperature range			3.6	V
$V_{BR}$	Breakdown voltage	I <sub>IO</sub> = 1mA, IO to GND	4.5			V
I <sub>LEAK</sub>	Reverse leakage current	V <sub>IO</sub> = 3.6V, IO to GND		5	50	nA
V <sub>FWD</sub>	Forward voltage	I <sub>IO</sub> = 1mA, GND to IO		0.8		V
	Surge clamping voltage, $t_p = 8/20 \mu s^{(2)}$	I <sub>PP</sub> = 12A, IO to GND		6.3		V
		I <sub>PP</sub> = 25A, IO to GND		7.7		V
V		I <sub>PP</sub> = 12A, GND to IO		3		V
V <sub>CLAMP</sub>		I <sub>PP</sub> = 25A, GND to IO		4.9		V
	TLP clamping voltage,	I <sub>PP</sub> = 16A, IO to GND		6.5		V
	t <sub>p</sub> = 100ns	I <sub>PP</sub> = 16A, GND to IO		3.4		V
C <sub>L</sub>	Line capacitance	$V_{IO}$ = 0V, $V_{p-p}$ = 30mV, f = 1MHz, IO to GND		4.5		pF

Typical parameters are measured at 25°C

Nonrepetitive current pulse 8 to 20µs exponentially decaying waveform according to IEC 61000-4-5



### 5.7 Electrical Characteristics - TSD05

At T<sub>A</sub>=25°C (unless otherwise noted) (1)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> <50nA, across operating temperature range			5.5	V
$V_{BR}$	Breakdown voltage	I <sub>IO</sub> = 1mA, IO to GND	6			V
I <sub>LEAK</sub>	Reverse leakage current	V <sub>IO</sub> = 5.5V, IO to GND		5	50	nA
V <sub>FWD</sub>	Forward voltage	I <sub>IO</sub> = 1mA, GND to IO		0.7		V
		I <sub>PP</sub> = 24A, IO to GND		8	11.5	V
	Surge clamping voltage, $t_p = 8/20\mu s^{(2)}$	I <sub>PP</sub> = 60A, IO to GND		9	15	V
V <sub>CLAMP</sub>	φ 0/20μο	I <sub>PP</sub> = 60A, GND to IO		5.5		V
	TLP clamping voltage, t <sub>p</sub> = 100ns	I <sub>PP</sub> = 16A, IO to GND		7.5		V
		I <sub>PP</sub> =16A, GND to IO		2.5		V
C <sub>L</sub>	Line capacitance	$V_{IO} = 0V$ ; $f = 1MHz$ , IO to GND		19		pF

<sup>(1)</sup> Typical parameters are measured at 25°C

### 5.8 Electrical Characteristics - TSD12

At T<sub>A</sub>=25°C (unless otherwise noted) (1)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> <50nA, across operating temperature range			12	V
V <sub>BR</sub>	Breakdown voltage	I <sub>IO</sub> = 10mA, IO to GND	12.7			V
I <sub>LEAK</sub>	Reverse leakage current	V <sub>IO</sub> = 12V, IO to GND		2	20	nA
V <sub>FWD</sub>	Forward voltage	I <sub>IO</sub> = 1mA, GND to IO		0.7		V
	Surge clamping voltage,	I <sub>PP</sub> = 1A, IO to GND			18	V
		I <sub>PP</sub> = 5A, IO to GND			19	V
	$t_p = 8/20 \mu s^{(2)}$	I <sub>PP</sub> = 18A, IO to GND			23	V
V <sub>CLAMP</sub>		I <sub>PP</sub> = 18A, GND to IO			8	V
	TLP clamping voltage, t <sub>p</sub> = 100ns	I <sub>PP</sub> = 16A, IO to GND		17		V
		I <sub>PP</sub> =16A, GND to IO		3		V
C <sub>L</sub>	Line capacitance	$V_{IO} = 0V$ ; $f = 1MHz$ , IO to GND		12		pF

<sup>(1)</sup> Typical parameters are measured at 25°C

<sup>(2)</sup> Nonrepetitive current pulse 8 to 20µs exponentially decaying waveform according to IEC 61000-4-5

<sup>(2)</sup> Nonrepetitive current pulse 8 to 20µs exponentially decaying waveform according to IEC 61000-4-5



### 5.9 Electrical Characteristics - TSD15

At T<sub>A</sub>=25°C (unless otherwise noted) (1)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> <50nA, across operating temperature range			15	V
V <sub>BR</sub>	Breakdown voltage	I <sub>IO</sub> = 10mA, IO to GND	18.3			V
I <sub>LEAK</sub>	Reverse leakage current	V <sub>IO</sub> = 15V, IO to GND		2	20	nA
V <sub>FWD</sub>	Forward voltage	I <sub>IO</sub> = 10mA, GND to IO		0.7		V
	Surge clamping voltage, t <sub>p</sub> = 8/20μs <sup>(2)</sup>	I <sub>PP</sub> = 1A, IO to GND			25	V
		I <sub>PP</sub> = 5A, IO to GND			26	V
\ /		I <sub>PP</sub> = 15A, IO to GND			31	V
V <sub>CLAMP</sub>		I <sub>PP</sub> = 15A, GND to IO			7	V
	TLP clamping	I <sub>PP</sub> = 16A, IO to GND		23		V
	voltage, t <sub>p</sub> = 100ns	I <sub>PP</sub> =16A, GND to IO		3		V
C <sub>L</sub>	Line capacitance	$V_{IO} = 0V; f = 1MHz, IO to GND$		12		pF

<sup>(1)</sup> Typical parameters are measured at 25°C

### 5.10 Electrical Characteristics - TSD18

At T<sub>A</sub>=25°C (unless otherwise noted) (1)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> <50nA, across operating temperature range			18	V
V <sub>BR</sub>	Breakdown voltage	I <sub>IO</sub> = 10mA, IO to GND	18.5			V
I <sub>LEAK</sub>	Reverse leakage current	V <sub>IO</sub> = 18V, IO to GND		2	20	nA
V <sub>FWD</sub>	Forward voltage	I <sub>IO</sub> = 10mA, GND to IO		0.7		V
		I <sub>PP</sub> = 1A, IO to GND			25	V
	Surge clamping voltage,	I <sub>PP</sub> = 5A, IO to GND			26	V V nA V V
V	$t_p = 8/20 \mu s^{(2)}$	I <sub>PP</sub> = 15A, IO to GND			31	
V <sub>CLAMP</sub>		I <sub>PP</sub> = 15A, GND to IO			7	
	TLP clamping	I <sub>PP</sub> = 16A, IO to GND		23		V
	voltage, t <sub>p</sub> = 100ns	I <sub>PP</sub> =16A, GND to IO		3		V V nA V V V V V V V V
C <sub>L</sub>	Line capacitance	$V_{IO} = 0V; f = 1MHz, IO to GND$		12		pF

<sup>(1)</sup> Typical parameters are measured at 25°C

<sup>(2)</sup> Nonrepetitive current pulse 8 to 20µs exponentially decaying waveform according to IEC 61000-4-5

<sup>(2)</sup> Nonrepetitive current pulse 8 to 20µs exponentially decaying waveform according to IEC 61000-4-5



### 5.11 Electrical Characteristics - TSD24

At T<sub>A</sub>=25°C (unless otherwise noted) (1)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> <50nA, across operating temperature range			24	V
$V_{BR}$	Breakdown voltage	I <sub>IO</sub> = 10mA, IO to GND	24.8			V
I <sub>LEAK</sub>	Reverse leakage current	V <sub>IO</sub> = 24V, IO to GND		2	20	nA
V <sub>FWD</sub>	Forward voltage	I <sub>IO</sub> = 10mA, GND to IO		0.7		V
		I <sub>PP</sub> = 1A, IO to GND			32	V
	Surge clamping voltage,	I <sub>PP</sub> = 5A, IO to GND			36	V V nA V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$t_p = 8/20 \mu s^{(2)}$	I <sub>PP</sub> = 9A, IO to GND			39	
V <sub>CLAMP</sub>		I <sub>PP</sub> = 9A, GND to IO			4	V
	TLP clamping	I <sub>PP</sub> = 16A, IO to GND		33		V
	voltage, t <sub>p</sub> = 100ns	I <sub>PP</sub> =16A, GND to IO		3		V V nA V V V V V V V V
C <sub>L</sub>	Line capacitance	$V_{IO} = 0V; f = 1MHz, IO to GND$		12		pF

Typical parameters are measured at 25°C

### 5.12 Electrical Characteristics - TSD36

At T<sub>A</sub>=25°C (unless otherwise noted) (1)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V <sub>RWM</sub>	Reverse stand-off voltage	I <sub>IO</sub> <50nA, across operating temperature range			36	V
$V_{BR}$	Breakdown voltage	I <sub>IO</sub> = 10mA, IO to GND	37.1			V
I <sub>LEAK</sub>	Reverse leakage current	V <sub>IO</sub> = 36V, IO to GND		2	20	nA
V <sub>FWD</sub>	Forward voltage	I <sub>IO</sub> = 10mA, GND to IO		0.7		V
		I <sub>PP</sub> = 1A, IO to GND			44	V
	Surge clamping voltage,	I <sub>PP</sub> = 5A, IO to GND			59	V
.,	$t_p = 8/20 \mu s^{(2)}$	I <sub>PP</sub> = 7A, IO to GND			67	V
V <sub>CLAMP</sub>		I <sub>PP</sub> = 7A, GND to IO			4	V
	TLP clamping	I <sub>PP</sub> = 16A, IO to GND		53		V
	voltage, t <sub>p</sub> = 100ns	I <sub>PP</sub> =16A, GND to IO		3		V
C <sub>L</sub>	Line capacitance	$V_{IO} = 0V$ ; $f = 1MHz$ , IO to GND		12		pF


Typical parameters are measured at 25°C

Nonrepetitive current pulse 8 to 20µs exponentially decaying waveform according to IEC 61000-4-5

Nonrepetitive current pulse 8 to 20µs exponentially decaying waveform according to IEC 61000-4-5




## **5.13 Typical Characteristics**





### **5.13 Typical Characteristics (continued)**





# 6 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### **6.1 Application Information**

The TSDxx family are TVS diodes that provide a path to ground for dissipating transient voltage spikes (such as ESD or surge) on signal lines and power lines. Connect the device in parallel to the down stream circuitry for protection. As the current from the transient passes through the TVS, only a small voltage drop is present across the diode. The small voltage drop is presented to the protected IC. The low  $R_{\rm DYN}$  of the triggered TVS holds this voltage ( $V_{\rm CLAMP}$ ) to a safe level for the protected IC. For more information on how to properly use this device, refer to the *ESD Packaging and Layout Guide*.

### 7 Device and Documentation Support

### 7.1 Documentation Support

#### 7.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, ESD Layout Guide application reports
- Texas Instruments, Generic ESD Evaluation Module user's guide
- · Texas Instruments, Reading and Understanding an ESD Protection data sheet

### 7.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 7.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 7.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 7.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 7.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.



NOTES

Initial Release

# **8 Revision History**

DATE

July 2023

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

REVISION


Changes from Revision B (March 2025) to Revision C (May 2025)  Added TSD12, TSD15, TSD18, TSD24, and TSD36 devices	Page
Changes from Revision A (January 2025) to Revision B (March 2025)	Page
Added TSD03 device	1
Changes from Revision * (July 2023) to Revision A (January 2025)	Page
Updated electrical characteristics	6




## 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 9.1 Tape and Reel Information




#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
TSD05DYFR	SOD-323	DYF	2	15000	178	8.4	0.36	0.66	0.33	0.2	8	Q1	





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TSD05DYFR	SOD-323	DYF	2	15000	205	200	33




### 9.2 Mechanical Data

**DYF0002A** 

### **PACKAGE OUTLINE**

# SOT(SOD-323) - 1 mm max height

SMALL OUTLINE TRANSISTOR



#### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.






# **EXAMPLE BOARD LAYOUT**

# **DYF0002A**

### SOT(SOD-323) - 1 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 3. Publication IPC-7351 may have alternate designs.
- 4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.






### **EXAMPLE STENCIL DESIGN**

# **DYF0002A**

# SOT(SOD-323) - 1 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.6. Board assembly site may have different recommendations for stencil design.



www.ti.com

21-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TSD03DYFR	Active	Production	SOT (DYF)   2	3000   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-	3N5F
TSD03DYFR.B	Active	Production	null (null)	3000   LARGE T&R	-	SN	Level-3-260C-168 HR	See TSD03DYFR	3N5F
TSD05DYFR	Active	Production	SOT (DYF)   2	3000   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	33MF
TSD05DYFR.B	Active	Production	null (null)	3000   LARGE T&R	-	SN	Level-3-260C-168 HR	See TSD05DYFR	33MF
TSD12DYFR	Active	Production	SOT (DYF)   2	3000   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	3JIF
TSD15DYFR	Active	Production	SOT (DYF)   2	3000   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	3MOF
TSD18DYFR	Active	Production	SOT (DYF)   2	3000   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	3JLF
TSD24DYFR	Active	Production	SOT (DYF)   2	3000   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	3H2F
TSD36DYFR	Active	Production	SOT (DYF)   2	3000   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	3GJF

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No. RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# PACKAGE OPTION ADDENDUM

www.ti.com 21-May-2025

and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated