







SN74AHC1G09-Q1

SCLS927A - MAY 2023 - REVISED OCTOBER 2023

SN74AHC1G09-Q1 Automotive Single 2-Input Positive-AND Gate With Open-Drain Output

1 Features

- AEC-Q100 Qualified for automotive applications:
 - Device temperature grade 1:
 - -40°C to +125°C, T_A
 - Device HBM ESD Classification Level 2
 - Device CDM ESD Classification Level C6
- Operating range from 2 V to 5.5 V
- Low power consumption, 10-μA maximum I_{CC}
- Maximum t_{pd} of 6 ns at 5 V
- ±8-mA output drive at 5 V
- Latch-up performance exceeds 250 mA per JESD 17

2 Applications

- Combining power good signals
- Enable digital signals

3 Description

The SN74AHC1G09-Q1 is a single 2-input positive-AND gate with an open drain output configuration. The device performs the Boolean logic $Y = A \times B$ in positive logic.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE (NOM)(3)
SN74AHC1G09-Q1	DBV (SOT-23, 5)	2.9 mm × 2.8 mm	2.9 mm × 1.6 mm
3N74A11C1G09-Q1	DCK (SC70, 5)	2 mm × 2.1 mm	2 mm × 1.25 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- (3) The body size (length × width) is a nominal value and does not include pins.






Table of Contents

1 Features1	8.2 Functional Block Diagram	8
2 Applications1	8.3 Feature Description	
3 Description1	8.4 Device Functional Modes	8
4 Revision History2	9 Application and Implementation	9
5 Pin Configuration and Functions3	9.1 Application Information	
6 Specifications4	9.2 Typical Application	
6.1 Absolute Maximum Ratings4	9.3 Power Supply Recommendations	.10
6.2 ESD Ratings4	9.4 Layout	10
6.3 Recommended Operating Conditions4	10 Device and Documentation Support	
6.4 Thermal Information5	10.1 Documentation Support	11
6.5 Electrical Characteristics5	10.2 Receiving Notification of Documentation Updates	. 11
6.6 Switching Characteristics, V _{CC} = 3.3 V ± 0.3 V5	10.3 Support Resources	11
6.7 Switching Characteristics, V _{CC} = 5 V ± 0.5 V5	10.4 Trademarks	. 11
6.8 Operating Characteristics5	10.5 Electrostatic Discharge Caution	. 11
6.9 Typical Characteristics6	10.6 Glossary	. 11
7 Parameter Measurement Information7	11 Mechanical, Packaging, and Orderable	
8 Detailed Description8	Information	.11
8.1 Overview8		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (May 2023) to Revision A (October 2023)

Page



5 Pin Configuration and Functions




Figure 5-1. DBV or DCK Package, 5-Pin SOT-23 or SC70 (Top View)

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION			
NAME	NO.	I I I PEV	DESCRIPTION			
Α	1	I	Input			
В	2	I	Input			
GND	3	_	Ground			
V _{CC}	5	_	Power pin			
Υ	4	0	Output			

(1) I = input, O = output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	7	V
VI	Input voltage ⁽²⁾	-0.5	7	V
Vo	Output voltage ⁽²⁾	-0.5	V _{CC} + 0.7	V
I _{IK}	Input clamp current (V _I < 0)	-20		mA
I _{OK}	Output clamp current (V _O < 0 or V _O > V _{CC})	-20		mA
Io	Continuous output current (V _O = 0 to V _{CC})	-25	+25	mA
	Continuous current through V _{CC} or GND	– 50	+50	mA
TJ	Maximum junction temperature		150	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Rating may cause permanent device damage. Absolute Maximum Rating do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Condition. If used outside the Recommended Operating Condition but within the Absolute Maximum Rating, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per AEC Q100-002 HBM ESD Classification Level 2 ⁽¹⁾	±2000	V
V _(ESD) dis	discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B	±1000	V

⁽¹⁾ AEC Q100-002 indicate that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		2	5.5	V
		V _{CC} = 2 V	1.5		
V _{IH}	High-level input voltage	V _{CC} = 3 V	2.1		V
		V _{CC} = 5.5 V	3.85		
V _{IL}		V _{CC} = 2 V		0.5	
	Low-level input voltage	V _{CC} = 3 V		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
Vo	Output voltage		0	5.5	V
		V _{CC} = 2 V		50	μA
I _{OL}	Low-level output current	V _{CC} = 3.3 V ± 0.3 V		4	- mA
		$V_{CC} = 5 V \pm 0.5 V$		8] IIIA
Δt/Δv Ir	Input transition rise or fall rate	V _{CC} = 3.3 V ± 0.3 V		100	ns/V
	input transition rise or fall rate	$V_{CC} = 5 V \pm 0.5 V$		20	115/V
T _A	Operating free-air temperature		-40	125	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND for proper device operation. See *Implications of Slow or Floating CMOS Inputs*, SCBA004.

Product Folder Links: SN74AHC1G09-Q1

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

6.4 Thermal Information

		SN74AH0	SN74AHC1G09-Q1			
	THERMAL METRIC ⁽¹⁾	DCK (SC70)	DBV (SOT-23)	UNIT		
		5 PINS	5 PINS			
R _{θJA}	Junction-to-ambient thermal resistance	293.4	278.0	°C/W		
R _{θJC(top)}	Junction-to-case (top) thermal resistance	208.8	180.5	°C/W		
R _{θJB}	Junction-to-board thermal resistance	180.6	184.4	°C/W		
Ψ_{JT}	Junction-to-top characterization parameter	120.6	115.4	°C/W		
Ψ_{JB}	Junction-to-board characterization parameter	179.5	183.4	°C/W		
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W		

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V	T	T _A = 25°C		$T_A = -40$ °C to	+125°C	UNIT
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN TYP	MAX	UNIT
	I _{OL} = 50 μA	2 V to 5 V			0.1		0.1	
V _{OL}	I _{OL} = 4 mA	3 V			0.36		0.55	V
	I _{OL} = 8 mA	4.5 V			0.36		0.55	
I _I	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±2	μA
I _{CC}	V _I = V _{CC} or GND, I _O = 0	5.5 V			1		20	μA
Ci	V _I = V _{CC} or GND	5 V		4	10		10	pF

6.6 Switching Characteristics, V_{CC} = 3.3 V ± 0.3 V

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	OUTPUT	TA	= 25°C		T _A = -4	40°C to +	125°C	UNIT
PANAMILILIX	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	TYP	MAX	
A P	A or B	V	C _L = 15 pF		3.6	7	1		8	ns
ŢРD	AOIB	r	C _L = 50 pF		6.5	11	1.5		12.5	ns

6.7 Switching Characteristics, $V_{CC} = 5 V \pm 0.5 V$

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM	то	OUTPUT	TA	= 25°C		T _A = -4	40°C to	+125°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	TYP	MAX	
t	A or B	V	C _L = 15 pF		2.5	5	1		6.5	ns
τ _{PD}	AUID	ſ	C _L = 50 pF		4.6	7.5	1.5		8.5	ns

6.8 Operating Characteristics


 V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load, f = 1 MHz	5	pF

Copyright © 2023 Texas Instruments Incorporated




6.9 Typical Characteristics





7 Parameter Measurement Information



- C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 3 ns. $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. All parameters and waveforms are not applicable to all devices.
- F. Since this device has open-drain outputs, t_{PLZ} and t_{PZL} are the same as t_{PD} .
- G. t_{PZL} is measured at $V_{CC}/2$.
- H. t_{PLZ} is measured at V_{OL} + 0.3 V.

Figure 7-1. Load Circuit and Voltage Waveforms




8 Detailed Description

8.1 Overview

The SN74AHC1G09-Q1 device contains one open-drain positive-AND gate with a maximum sink current of 8 mA. A wide operating range of 2 V to 5.5 V enables this device to be used in many different systems, and a low t_{pd} qualifies this device to be used in high-speed applications.

8.2 Functional Block Diagram



8.3 Feature Description

The wide operating voltage range of 2 V to 5 V allows the SN74AHC1G09-Q1 to be used in systems with many different voltage rails. In addition, the voltage tolerance on the output allows the device to be used for inverting up-translation or down-translation. The device is also equipped with Schmitt-trigger inputs, which increase the ability of the device to reject noise.

8.4 Device Functional Modes

Table 8-1 lists the functional modes of the SN74AHC1G09-Q1.

Table 8-1. Function Table

INP	OUTPUT	
Α	В	Y
Н	Н	H(Z)
L	Х	L
Х	L	L

Product Folder Links: SN74AHC1G09-Q1

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SN74AHC1G09-Q1 is used in the following example in a basic power sequencing configuration. Power sequencing is often used in applications that require a processor or other delicate device with specific voltage timing requirements to protect the device from malfunctioning.

9.2 Typical Application




Figure 9-1. Typical Application Diagram

9.2.1 Design Requirements

This device uses CMOS technology. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions:
 - Rise time and fall time specifications. See (Δt/ΔV) in Recommended Operating Conditions.
 - Specified high and low levels. See (V_{IH} and V_{IL}) in Recommended Operating Conditions.
 - Inputs are overvoltage-tolerant, allowing them to go as high as (V_I maximum) in Recommended
 Operating Conditions at any valid V_{CC}.
- 2. Absolute Maximum Conditions:
 - Load currents should not exceed (I_O maximum) per output and should not exceed (continuous current through V_{CC} or GND) total current for the part. These limits are located in Absolute Maximum Ratings.
 - Outputs should not be pulled above V_{CC}.



9.2.3 Application Curves




Figure 9-2. I_{CC} vs Input Voltage

9.3 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in *Recommended Operating Conditions*.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μ F capacitor is recommended; if there are multiple V_{CC} pins, then a 0.01- μ F or 0.022- μ F capacitor is recommended for each power pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

9.4 Layout

9.4.1 Layout Guidelines

When using multiple bit logic devices, inputs must never float. In many cases, functions or parts of functions of digital logic devices are unused (for example, when only two inputs of a triple-input AND gate are used, or only 3 of the 4 buffer gates are used). Such input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states.

The following are the rules that must be observed under all circumstances:

- All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.
- The logic level that should be applied to any particular unused input depends on the function of the device.
 Generally the unused inputs will be tied to GND or V_{CC}, whichever makes more sense or is more convenient.

9.4.2 Layout Example



Figure 9-3. Layout Diagram

Product Folder Links: SN74AHC1G09-Q1



10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, Introduction to Logic application report
- Texas Instruments, Implications of Slow or Floating CMOS Inputs application note

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossarv

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

Copyright © 2023 Texas Instruments Incorporated

www.ti.com 1-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)	
						(4)	(5)			
SN74AHC1G09QDBVRQ	Active	Production	SOT-23 (DBV) 5	3000 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 125	38RH	
SN74AHC1G09QDCKRQ	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1P5	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC1G09-Q1:

Catalog: SN74AHC1G09

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 1-May-2025

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Nov-2023

TAPE AND REEL INFORMATION





	-
A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC1G09QDBVRQ1	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
SN74AHC1G09QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 4-Nov-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC1G09QDBVRQ1	SOT-23	DBV	5	3000	210.0	185.0	35.0
SN74AHC1G09QDCKRQ1	SC70	DCK	5	3000	190.0	190.0	30.0





NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side





NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated