
FAIRCHILD LOGIC/CONNECTION DIAGRAMS


DIGITAL-CMOS



C62


V_{DDO} = Pin 1 V_{DDI} = Pin 16 V_{SS} = Pin 8

C64 4052B




V_{DD} = Pin 16 V_{SS} = Pin 8 V_{EE} = Pin 7

> C65 4051B




V_{DD} = Pin 16 V_{SS} = Pin 8 V_{EE} = Pin 7 C63 4016B, 4066B



V_{DD} = Pin 14 V_{SS} = Pin 7

> C66 4008B



V_{DD} = Pin 16 V_{SS} = Pin 8

NOTE: The Flatpak versions have the same pinouts (Connection Diagram) as the Dual In-Line Packages.

Serving Control of the Control of th

13

FAIRCHILD INTERFACE

SWITCHES

ANALOG SWITCHES

Item	DEVICE NO.	Description	Input Logic	Channel Resistance \Omega (Max)	Supply Voltage V	Logic/Connection Diagram	Packages
1	SH3002	SPDT Analog Switch	TTL	200	±12	Н6	TO-100
2	SH3003	DPST Analog Switch	TTL	200	±12	H7	TO-100
3	4016B	Quad Bilateral SPST Switch	CMOS	1080	3.0 to 15	C63	31,6A,9A
4	4051B	8-Chan Analog Multiplexer	CMOS	340	3.0 to 15	C65	4L,6B,9B
5	4052B	Dual 4-Chan Analog Multiplexer	CMOS	340	3.0 to 15	C64	4L,6B,9B
6	4053B	Triple 2-Chan Analog Multiplexer	CMOS	340	3.0 to 15	C96	4L,6B,9B
7	4066B	Quad Bilateral SPST Switch	CMOS	300	3.0 to 15	C63	31,6A,9A
8	4067B	16-Chan Analog Multiplexer	смоѕ	340	3.0 to 15	C97	4M,6N,9N
9	4741B	4x4 Crosspoint Switch	CMOS	340	3.0 to 15	C98	4L,6B,9B

SPECIAL FUNCTIONS

TIMERS AND COUNTERS

Item	DEVICE NO.*	Function	Time Delay Hrs	Free Running Frequency KHz	Output Compatibility	Output Current mA	Supply Voltage V (Max)	Timing Error %	Logic/Connection Diagram	Package(s)
10	μ Α555	Single Timer	1.0	100	TTL	200	18	1.0	128	5B,9T
11	μ Α 556	Dual Timer	1.0	100	TTL	200	18	1.0	129	7B,9B
12	μ Α2240	Programmable Timer-Counter	120		TTL	5.0	18	0.5	127	7B,9B

^{*}In some cases, only commercial temperature range devices are given. Please request specific information for military versions.

FAIRCHILD DIGITAL

CMOS

REGISTERS

	_	NO.	ıts	ıtry	Entry Bits	lge	ck Frequency p) V _{DD} = 10V	Clock To Output Delay-ns (Typ) VDD = 10V	Logic/Connection Diagram	(\$)
Item	Function	DEVICE	No. of Bits	Serial Entry	Parallel Entry No. of Bits	Clock Edge	Max Clock MHz (Typ)	Clock To Delay - I	Logic/Co Dia	Package(s)
1	Parallel-In/Parallel-Out	4035B	4	JŔ	4	L→H	17	90	C39	4L,6B,9B
-2	Parallel-In/Parallel-Out Bidirectional	40194B	4	D	4	L→H	14	45	C40	4L,6B,9B
3	Parallel-In/Parallel-Out	40195B	4	JŔ	4	L→H	14	45	C41	4L,6B,9B
4	Serial-In/Parallel-Out	4015B	8	D		Ĺ→H	14	85	C42	4L,6B,9B
5	Parallel-In/Serial-Out	4014B	8	D	8	L→H	14.7	68	C43	4L,6B,9B
6	Parallel-In/Serial-Out	4021B	8	D	8	L→H	18.1	74	C44	4L,6B,9B
7	Serial-In/Serial-Out	4006B	18	D	[—	H→L	30	37	C45	31,6A,9A
8	Serial-In/Serial-Out	4731B	256	D	_	H→L	8.0	95	C46	31,6A,9A
9	Serial-In/Serial-Out	4031B	64	D	_	L→H	8.0	60	C78	4L,6B,9B
10	Serial-In/Serial-Out Variable	4557B	1 to 64	D		2- H→L or L→H	10	150	C80	4L,6B,9B
11	Parallel/Serial- Input/Output	4034B	8	D	8	L→H	8.0	155	C79	4M,6N,9N

DECODERS/DEMULTIPLEXERS

Item	Function	DEVICE NO.	Address Inputs	Active LOW Enable	Output Configuration	Select Delay ns (Typ) V _{DD} = 10V	Enable Delay ns (Typ) V _{DD} = 10V	Logic/Connection Diagram	Package(s)
12	Dual 1-of-4 Decoder	4555B	2x2	2	Н	60	60	C34	4L,6B,9B
13	Dual 1-of-4 Decoder	4556B	2x2	2	L	68	58	C35	4L,6B,9B
14	1-of-10 Decoder	4028B	4		Н	66	_	C36	4L,6B,9B
15	1-of-16 Decoder	4514B	4	1	H	95 .	95	C37	4M,6N,9N,9U
16	1-of-16 Decoder	4515B	4	1	L	95	95	C38	4M,6N,9N,9U
17	Dual 4-Channel Demultiplexer	4052B	2	1	Н	125	105	C64	4L,6B,9B

CMOS

MONOSTABLES

-		Ö	(%)	No. of	Inputs		(tpw)-ns - 5.0V	nnection ram		
Item	Function	DEVICE N	Typical Pulse Widi Variation (Positive	Negative	Resettable	Output (tp	Logic/Connection Diagram	Package(s)	
1	Dual Retriggerable Resettable Monostable Multivibrator	4528B	±3%	1	1	х	300	C61	4L,6B,9B	
2	Low Power Monostable/ Astable Multivibrator	4047B	_	1	1	Х	_	C115	31,6A,9A	
3	Dual Precision Monostable Multivibrator	4538B	±0.5%	1	1	Х	200	C116	4L,6B,9B	
4	Micro Power Phase Locked Loop	4046B	_	_	_		_	C117	4L,6B,9B	

ANALOG DEVICES

Item	Function	DEVICE NO.	Enable Input	Max ON Resistance-Ω VDD = VIS = 10V	Max OFF State Leakage Current-nA VDD = 10V	Signal Capability V	Logic/Connection Diagram	Package(s)
5	Quad Bilateral Switch	4016B	Х	840	125	0-15 ±7.5	C63	3I,6A,9A
6	Quad Bilateral Switch	4066B	x	520	100	0-15 ±7.5	C63	31,6A,9A
7	Dual 4-Channel Multiplex/Demultiplex	4052B	×	600	100	0-15 ±7.5	C64	4L,6B,9B
8	8-Channel Multiplexer/Demultiplexer	4051B	×	600	100	0-15 ±7.5	C65	4L,6B,9B
9	Triple 2-Channel Multiplex/Demultiplexer	4053B	×	600	100	0-15 ±7.5	C96	4L,6B,9B
10	16 Channel Mux/Demux	4067B	×	600	100	0-15 ±7.5	C97	4M,6Q,9U
11	4x4 Cross Point Switch	4741B	Х	840	100	0-15 ±7.5	C98	4L,6B,9B

