

# Firmware Protection and Attacks Against the ATmega Microcontrollers

Dionisio Perez-Mavrogenis

**Abstract**—This paper will review some of the attacks used against microcontrollers in order to obtain access to cryptographic material (keys or algorithms) or the firmware of the device, both of which have serious implications. Defence techniques developed against the attacks will also be reviewed, in an attempt to show the co-evolutionary nature of the attack-defence ecosystem. We conclude by presenting a working attack against a microcontroller and by discussing why completely securing a microcontroller is impossible and that manufacturers should focus on making hacking the microcontroller "hard enough" in terms of money and cost.

**Index Terms**—Microcontrollers, firmware dumping, firmware protection, hardware reverse engineering, microprobing, hardware attacks, microcontroller protection



review wherever I say working attack against the atmega to possible attack. reduce structure of things, merge sentences together. also make sure that spaces between Fig. or Table and number are unbreakable using the tilde. also consistently name abbreviations, could have abbreviation table. mention book pages from books from which info was taken. rename decaping to Decapsulation

## 1 INTRODUCTION

This paper will present an overview of the current attack methods for tampering with MCUs (MicroController Unit) in order to obtain access to IP (Intellectual Property). IP refers to the firmware of the MCU and information that could be obtained from that, i.e. implementation secrets or proprietary algorithms that help a manufacturer achieve higher performance over their competitors. Firmware tampering (or theft) detection and prevention of a MCU is a popular problem with active research, as successfully addressing it would benefit a lot of parties (including the government and the military).

A distinction between ordinary and secure MCUs should be made[17] and, due to the sophistication of the protective mechanisms and the attacks, a broad classification of attackers as[1]:

- **Home Hackers** Clever and curious people with a very limited budget, with some degree of knowledge and no time restrictions.
- **Semi-Professional Crackers** Professionals skilled on electronics with access to specialised equipment and resources. Their time allowance and funding might be limited.
- **Funded Organisations** Organisations with access to MCU manufacturing equipment. Their funding is usually unconstrained and their time schedule is usually tight.

Firmware tampering has a number of consequences, the most obvious being an attacker downloading the code from a MCU and flashing it onto a MCU that they sell, effectively avoiding development and testing costs but still offering the same product as other manufacturers[8]. A less obvious, but perhaps more important, case is the case of back-dooring<sup>1</sup> a MCU by re-flashing on it a modified version of the firmware with coded added by the attacker in order to accomplish their malicious intents. Furthermore MCU firmware might contain government or industrial secrets whose integrity and value is more valuable than the integrity of the MCU.

Current attack technologies and methods will be reviewed (Sec. 3) and the defensive techniques (Sec. 4) developed to counter these. These are described to give a (brief) overview of the current state of affairs and, once the ATmega MCU features have been reviewed (Sec. 2), a working attack against the ATmega will be presented (Sec. 5). This paper will conclude (Sec. 6) by summarising the material presented and explaining why securing a device is hard.

## 2 THE AVR MCU SERIES

The Atmel AVR series is an enhanced-RISC architecture MCU family that consists of the ATtiny, ATmega and ATxmega sub-categories and derivatives of the above, including 32-bit AVR and application specific FPGAs<sup>2</sup>. The models have varying degrees of hardware capabilities and large operating voltage windows in order to accommodate demand and integrate well with peripherals<sup>34</sup>.

Developing software for an AVR is easy as the AVR benefits from the free `avr-libc` high-performance C

1. The act of adding code to a system without the user's knowledge or approval, usually to accomplish nefarious tasks.

2. info:AVR family link

3. info:<https://www.newbiehack.com>

4. info:<http://www.atmel.com/v2PFRResults.aspx>

run-time library (optimised for the AVR RISC architecture), the `avr-gcc` and `avr-gdb` compiler and debugger (both based on very popular and high quality GNU software tools), the `avrdude` programming software (or Atmel's proprietary AVRStudio) and `Simulavr` simulator software. Additionally, Atmel provides proprietary APIs for interacting with the AVR and the developers can choose from a wide variety of programmer units available for working with the AVR[18].

## 2.1 ATmega Architecture and Features

### 2.1.1 Important Feature Overview

The ATmega series of MCUs is a relatively large family of MCUs and the focus of this paper is on the ATmega644 and ATmega1284. The only differences between them is that the 1284 has got more memory available and an hardware extra timer. A summary of (some) of the features of the two units is given in Table 1[9].

Both MCUs are an enhanced-RISC Harvard architecture 8-bit CPU. Figure 2 shows the conceptual difference between a Von Neuman (most modern PCs) and a Harvard architecture, where the key distinction lies in the separation of application code and program data into different memory sections (Harvard) and tasking the CPU with distinguishing between code and data that lives in the same memory region (Von Neuman). The 644/1284 implement a Harvard architecture for both power and computational efficiency, being designed to access more than one registers simultaneously (due to the physical wiring of the CPU), enabling them to execute an instruction per cycle. Their operating voltages can vary between 1.8V and 5.5V (maximum operating frequency 20 MHz).

### 2.1.2 Memory Organisation

The 644/1284 are equipped with an EEPROM, flash memory, SRAM, a large number of general purpose registers and a large number of I/O registers (in order to be able to perform I/O) and all memory (including I/O memory mapped images) is linear, i.e. it follows the flat memory model.

The flash memory is separated into two regions, the bootloader section and application code section. The boundary between the two sections can be configured by programming the appropriate fuses, and the page size can also be configured that way as well. Both sections hold code, however code residing in the bootloader section can execute a special instruction (`SPM`<sup>5</sup>) which allows the bootloader code to write to *any* section in the flash memory and hence possibly modify itself (designed for purposes such as firmware upgrades). The bootloader code can be triggered by a direct jump from the application section or by programming the reset vector via the reset fuse to point to the appropriate section of the bootloader code.

5. `SPM` = Store Program Code, assembly instruction for the AVR.




Fig. 1: SRAM layout for the ATmega 644 and 1284. Reproduced from [9].

TABLE 1: Memory differences for the AVR ATmega644/1284

Model	EEPROM (Kb)	SRAM (Kb)	Flash (Kb)
ATmega644	2	4	64
ATmega1284	4	16	128

The EEPROM is memory for data that needs to persist between reboots of the MCU and hence it is (widely) used to hold configuration variables and other non-temporary preferences the application code (or the bootloader) may need, having an average lifespan is 100,000 write cycles per page.

The SRAM is volatile storage and is used as the stack and heap for the software (either application code or bootloader code) as well as for storing the Register File (i.e. the 32 GP registers) I/O and Extended I/O Memory. The reserved register locations exist in order to support the use of peripheral units as well as hold program status information (e.g. the Stack Pointer can be found in one of the GP registers). Figure 1 gives an overview of the SRAM hierarchy, which is slightly different (in terms of region sizes) for the 644 and the 1284 as the 1284 offers more SRAM.


## 2.2 ATmega Security Features

The AVR ATmega644/1284, even though not meant to be secure hardware modules, possess certain security features. In particular, each board provides six Lock bits responsible for controlling access to the board's memory and prevent reading or modifying the memory (e.g. prevent code executing from the bootloader section to read/write the application code section via the `SPM` instruction). This access control is not permanent, as that would limit the usefulness of the MCU and therefore one has the option to reset the lock bits (i.e. having no protection scheme enabled) by issuing a Chip Erase command, which has the effect of completely erasing the Flash, EEPROM and Lock bits.

The erasing is performed with the sequence of events presented above and this is important, as one does not want to remove the access protection before removing all sensitive data and hence the Lock bits are set to 1



(a) Schematic of a Von Neuman architecture.



(b) Schematic of a Harvard architecture.

Fig. 2: A comparison of different machine architectures. Source:[11].

TABLE 2: Security lock bits offered by the ATmega644 and ATmega1284. BLB stands for Boot Lock Bit and LB for Lock Bit.

Lock Bit Byte	Bit Number	Default
BLB12	5	1
BLB11	4	1
BLB02	3	1
BLB01	2	1
LB2	2	1
LB1	1	1

only after the whole program memory has been erased. Even though the flash memory has an average lifespan of 10,000 write cycles (as well as programming being relatively expensive as an operation) this approach makes sense as the ultimate goal is to preserve the intellectual property on the board rather than the board itself.

Table 2 provides an outline of the available Lock bits provided by the ATmega series. The functionality of the BLB1 group is to control access and modification of the bootloader section, group BLB0 bits control access to the application code section and group LB bits are responsible for controlling modifications on the EEPROM and Flash. A detailed explanation of their functionality and how to use them is given in [9].

### 3 ATTACKS ON HARDWARE

make this flow with previous paragraphs. make sure you mention that you have to know what chip you are trying to reverse ([17] and hardware reveng course). for chemicals see for layering see :<http://siliconpr0n.org/wiki/doku.php?id=chemical:start> , <http://siliconpr0n.org/wiki/doku.php?id=layer:start>

A distinction between *passive* and *active* attacks should be made. In the former the attacker simply monitors the chip's normal operation and tries to infer the input-output mapping whereas in the latter case the attacker actively manipulates either the chip or its operating environment with the aim of obtaining insight on the chips inner workings.

Attacks on MCUs may attempt to recover a number of artefacts, including cryptographic keys the and firmware and do not need to necessarily attack the hardware itself but can exploit flaws in algorithmic design and implementation and protocol failures or inter-component communication patterns[1][14], obtain infor-

mation by corrupting the memory or exploiting memory remanence[17][10].

The following discussion closely follows [17].

#### 3.1 Non-Invasive Attacks

mention other non-invasive attacks as well and SCA, such as exposure to abnormal temperatures, exposure to radiation or using lasers damage/alter/heat specific portions of the chip. make this more technical. [15] Non-invasive attacks are attacks which require no depackaging or special preparation of the chip and hence attacks under this category leave little tamper evidence behind. These attacks might be very time consuming to find and are not guaranteed to be successful, but are very easy and cheap to replicate once found. Furthermore, non-invasive attacks could target badly implemented communication, bugs or security protocols in order to bypass security restrictions.

##### 3.1.1 Power Analysis

need sampling equipment with at least double the operating frequency to get a measurement per clock cycle and also check out Correlational Power Analysis [?] [15] . could also include image from DPA paper showing DES rounds. also say set up, how and where you place the resistors. see DPA paper again. Also mention EM radiation detection. Different instructions executing on a CPU require different amounts of power also because of CMOS nature 0 takes less power than 1, and hence one can infer which instruction is executing on a CPU by analysing a power trace generated by the MCU. These attacks are easy and relatively inexpensive to perform as they only require widely available tools.

Simple Power Analysis(SPA) involves direct observation of the MCU when it performs cryptographic operations and can leak information about both the keys and the cryptographic operations themselves (i.e. nature or structure of the algorithm)[14][2].

Differential Power Analysis(DPA) extracts sensitive information by using statistical techniques on very large traces. The techniques involves obtaining power traces of known cipher-texts(but not necessarily knowing the corresponding plain-texts) and individual bits of the key are recovered by analysing the differences in power consumption[14][2].

One can generally avoid noise in their power measurements by sampling the voltage (usually) on the ground line[17].

### 3.1.2 Glitch and Fault Injection Attacks

Glitches and faults are achieved by exposing the device in operating conditions that it was not meant to operate in and attempt to exploit undefined behaviour of the MCU[17][13]. Although inducing a fault is easy, inducing an exploitable fault is hard but can be achieved by systematic search sergei:thesis[4][15].

*Power glitches* and *clock glitches* aim to make the CPU skip or execute incorrect instructions by applying transients. This attack can target in individual components of an MCU and a systematic search can deduce which components are affected by a given glitch sequence<sup>6</sup>. Clock glitches involve increasing the clock signal frequency so that some flip flops sample their input before being updated and hence report an incorrect value. Clock glitches are mainly aimed against software-based protection mechanisms, affecting CPU operation by supplying the CPU with incorrect data. Power glitches work by supplying either too much power or too little, shifting transistors' threshold and causing flip-flops to read their state incorrectly. Power glitches need to be carefully synchronised with the internal clock and prolonged attacks might damage the board. Glitch attacks are especially dangerous as they may abuse the program counter in order to map out the memory[].

### 3.1.3 Data Remanence

explain more, make more technical. also cite [6] who also talks about memory remanence Prolonged exposure of SRAM cells to the same values can make the cells 'remember' their state, due to material properties and stress[10]. Furthermore, cooling the memory down can prolong the time for the data to leave the memory [10][16][17]. If, for example, a start-up routine always writes security keys to the same memory location, after some time they key will be recoverable by looking at the physical state of the memory or by cooling down the chip, starting it and then reading the memory.

EEPROM suffers as well, but to a lesser extent, as material-wise one can only tell virgin-cells from used cells[17].

### 3.1.4 Timing Attacks

Timing attacks exploit the software implementation of cryptographic algorithms. Compiler optimisations (avoiding unnecessary branches, register and cache usage) and other implementation choices make the execution time of an algorithm dependent on the input and the secret key, rather being fixed for any input. For example, when input is compared byte-wise with a key and rejected when the first non-matching byte is found, rather than first consuming the whole input string.

6. maybe include diagrams of clock glitch

Different instructions take different time to execute(e.g. `MOV eax, [eax]` is considerably slower than `INC eax`) and thus one could collect timing information for various input messages and systematically deduce the correct key.

If timing information is correlated with power analysis then defences such as constant instruction execution time could be defeated. One might use `NOPs` in the case of a wrong key in order for rejection and confirmation responses to have constant execution time but `NOP` consumes substantially less power than `INC eax` and correlating timing and power consumption information would reveal this.

## 3.2 Semi-Invasive Attacks

Semi-invasive attacks require depackaging of the chip but do not destroy the passivation layer as no electrical contact with the chip is needed. Semi-invasive attacks can be automated and can yield results faster and cheaper than invasive attacks.

### 3.2.1 UV Light Exposure

Older chips and chips that are designed to withstand low-cost non-invasive (i.e. no depackaging) attacks are susceptible to having parts of the memory altered if it is exposed under UV light. Security fuses that prevent read-back of the memory could have their state reset by sufficient exposure under UV light. The attacker must locate the security fuse though, which can be very tricky.

### 3.2.2 Backside Imaging

Backside imaging involves shining IR light on the rear side of the chip and imaging it from this angle, since it is a mirror-image of the front side. This is possible because, usually, light shown through the backside does not have to go through multiple layers and hence protective metal meshes(discussed in Section 4) or normal chip layers are avoided. On some chips it is possible to extract ROM contents via this technique by directly observing the memory.

### 3.2.3 Photo Carrier Stimulation

Optical Beam Induced Current and Light Induced Voltage Alteration are the two most common techniques for failure analysis that take advantage of the photoelectric effect. These techniques involve shining lasers on the semiconductor surface in order to alter some property; in OBIC a slight current is created and by analysing this one can deduce the device's properties (including defects and anomalies) and produce an image of the the board being scanned, while in LIVA the board is connected to constant power supply and changes in the power supply are monitored as laser is shone on the device, allowing one to deduce the device's characteristics and construct an image[7].

Similar to Backside Imaging, lasers can be used to read the state of memory cells in CMOS SRAM.



### 3.3 Invasive Attacks

Invasive attacks require direct access to the board's surface and as a result destroy the packaging in the process, therefore leaving tamper evidence[17][19]. Invasive attacks usually aim to understand how a MCU works and then develop cheaper non-invasive or semi-invasive attacks for that chip, as invasive attacks are laborious, require expensive equipment and highly skilled attackers[17].

3.3.0.1 Exposing the die surface: This usually involves destroying the packaging by using chemicals or drilling (or other methods). While this is a process that is not very complicated[17], one might have trouble finding the chemicals required. An alternative for depackaging the chip is to send it to a failure analysis lab[12].

3.3.0.2 Reverse engineering: both hardware and the software. Hardware reverse engineering requires using reflected light microscopes or SEM (Scanning Electron Microscope) for constructing a complete image of the surface. **maybe present layer removal techniques** Layer removal might be required if deeper layers are not visible in order to have a complete view of the device. Software reverse engineering can be accomplished when one has obtained access to the memory.

3.3.0.3 Micro-probing and Modification: In micro-probing sub-micrometer thickness probes are used to establish contact with the bus lines in order to observe and manipulate bus signals. To achieve reliable results a micro-probing workstation<sup>7</sup> is used, consisting of a microscope, micro-positioners for the probes, a movable base and a test socket to place the chip. In order to establish contact with the bus lines the passivation layer should be removed, usually done with UV or green lasers, and access to bus lines of deeper layers can be achieved by using a FIB workstation.

Modifications to the MCU's components (adding new interconnects or destroying circuits) are not always necessary, but could prove useful[2]. For chip modifications to be successful, the attacker must be sophisticated and must have at least partially reverse-engineered the board.

## 4 COUNTERMEASURES TO KNOWN ATTACKS

As demonstrated in the previous section a manufacturer has to guard against a multitude of attacks. For designing effective defensive mechanisms one has to enumerate the likely attack scenarios and methods, type of attacker they will be facing and decide the type and extend of confidentiality they would like to provide[17][14].

A common first line of defence that is often encountered in attempts to secure systems, with questionable effectiveness, is security by obscurity and in the case of MCUs can be achieved in a number of different ways. As a starting point, the manufacturers can simply avoid

printing their logos or model numbers on parts they produce, as this will make information gathering for the chip trickier. Some vendors take this even further by printing on their products identifiers of more secure or expensive products<sup>8</sup> or even try to make their MCUs look like ASICs<sup>9</sup> in order to scare away potential attackers by making their product appear more secure[17]. A further step in making the MCU harder to analyse is hardware obfuscation, where a group of gates commonly placed in well known structures for performing a given task (for example DES circuitry) is intentionally made more complicated and physically placed in a different locations or additional circuitry is added in order to thwart analysis[1]. Vendors also try to make information on their products hard to find by selling only to selected partners or under non-disclosure agreements[17].

Security through obscurity has received lots of criticism, and rightfully so, as it will do little to stop experienced or determined attackers. Despite its financial appeal a more effective approach is security in depth, a model in which information is protected by a number of (potentially) different defence mechanisms and in this scenario could be employed at different levels of the chip, from its external potting (or encasing) to its layered architecture. Given the attack categories presented in Sec. 3, it would be useful to broadly categorize defences in a similar fashion.

Non-invasive attacks are the least sophisticated type of attack but protection against them is a relatively laborious process[1]. A first step to prevent unauthorized access to the firmware is using lock bits and fuses[9][3] and some manufacturers (or developers) go as far as physically destroying reading pins or cutting out testing circuitry[17]. Further protection is introduced by avoiding side-channel leakage by masking all relationships between data input and power consumption, thermal and electromagnetic radiation and timing relationships[14][17]. Given the software release model and the power of MCUs it's not unreasonable to strive for efficiency, both in terms of consumption and components, and bytecode optimizations performed by compilers and the hardware architecture of the instruction pipeline of an MCU might introduce leakage [14][17] by how branches are performed, instructions pre-fetched or not take constant time for operations (or execution of different instructions). Even if constant time for cryptographic operations is taken for correct and erroneous keys, or random delays are introduced such that timing relationships are masked, storing intermediate results still poses a problem due to the fact that a 0 and a 1 consume different power when handled (due to the physical nature of CMOS transistors) and hence the power consumed in a given operation is proportional to the amount of 1 bits, a

7. all moving components should have micrometer precision **provide citation**

8. Related legal issues discussed in Sec. 6 **hardware reveng legal issues**

9. abbreviation?

concept known as "Hamming weight" [15][14]<sup>10</sup>. More approaches to thwarting power analysis include using a lower operating voltage so that power fluctuations are less evident or introducing noise and delays by means of a random number generator with variable power consumption[14][19][13]. Electromagnetic or thermal emission detection can be avoided by packaging that is appropriately shielded[6][14].

Protection against invasive and semi-invasive attacks is a lot harder because these attacks involve a range of chip modifications (from decapsulation to modification of the die), requiring varied anti-tampering mechanisms. A common technique employed by a number of MCUs is to keep cryptographic or otherwise secret information in an internal battery-backed SRAM [19][17] module connected to a tamper detection circuit, in order to be able to zero-out sensitive information on tamper detection; we will proceed to give a description of tamper detection mechanisms in the order in which decapsulation occurs. Thwarting decapsulation can get very creative as decapsulation techniques depend on the material from which the chip packaging is made of (varied from pure plastic to ceramic or metal) and its physical construction, with techniques ranging from using a sharp object to pull the top off [17] to using acids and other chemicals [19][17] to etch the top layer away and expose the die surface and manufacturers trying to make the decapsulation process as hard as possible. Common techniques involve sealing the die in conductive packaging or making the packaging from conductive and very hard epoxy resin such that packaging removal will result in power supply loss and a response from intrusion detection circuitry from the chip; common responses include erasing sensitive information from the internal SRAM[19], resetting of the device [17] or, for military grade equipment, have reactive chemicals or little charges embedded in the packaging that would respond to stimuli such as other chemicals or small currents (as a result of optical imaging) in a very violent manner and destroy the chip completely. Additional measures include the scattering or photoresistors inside the epoxy which would detect light if the epoxy was removed and hence the tampering attempt[17][19].

The next level of protection came when radiation attacks became known[17], where attackers used to override fuses by exposing them to UV light. The defensive response to that was the addition of opaque metal rectangles on top of critical components, or the entire die, in order to shield them from radiation and scattering additional security fuses, which were usually hidden near critical memory areas like the IVT in order to make harder to locate them and damage other components as well when tampered[17][19]. A further step to protect the top of the device was to place conductive wire mesh layer(s) over the chip area before it is embedded in epoxy, like in the IBM  $\mu$ ABYSS [6] and the Atmel

ATSHA204[19], in an attempt to detect tampering and erase the keys from SRAM if the power is disrupted. These mechanisms attempt to thwart micro-probing and modification attacks (both memory contents and circuitry modification) but also prevent visual inspection and analysis of the die[19], making the localisation of critical components harder and are commonly found in smart-cards[17] and SIM cards as well[19]. Another approach to preventing visual inspection and IR imaging (without de-layering the die) is the doping of semiconductor materials in order to reduce light penetration[17], as well as chemical or mechanical planarization<sup>11</sup> of the layers of the MCU[17]. Physical modification of the chip could be prevented by having both hardware health-check routines and by software self tests comparing the known cipher-output of a magic value stored in the device with the actual output of that device [2].

Additional tamper-resistance detection and prevention methods include the addition of environmental sensors for detecting temperature, radiation, operating voltage and clock frequency[17]. Expensive or military grade equipment comes with even more tamper detection features than the above, like tilting sensors (a popular example is the IBM 4758)[6], or are designed in a way that removal of a layer should guarantee the destruction of other layers[1]. Although these measures sound complicated, in practice they are not as effective as they pretend to be and only protect against one specific attack (e.g. voltage regulators will not respond to clock glitches) as well as introducing some instability issues[1]. For example optical sensors would fail to detect an attack utilizing a laser as a light source in a dark room[19] or one could paint over the sensors with black paint[17]. Tampering and micro-probing is in reality being made harder by the shrinking sizes of the various components due to technological progress, requiring more expensive equipment and specialization, as well as the use of different fabrication techniques, like the application of an ASIC-like design[17][19].

## 5 ATTACKING THE ATMEGA

The ATmega is a typical MCU that is susceptible to a successful attack by the **Home-Hacker** class of attackers due to its weak protective mechanisms. While there is a way to deliver firmware updates to the MCU securely[8], keeping the firmware secure on the device is impossible.

The motivation behind attacking the ATmega 688/1284 is their popularity and to prove how easy it is

mention service that breaks chips. mention ChipWhisperer paper. perhaps mention pipeline/give examples of clock glitch. mention that no paper found targeting these devices. [5] this guy breaks and [?] and website of chinese dude that break atmels.

10. maybe read this about CPA as well <https://www.iacr.org/archive/ches2004/31560016/31560016.pdf>

11. planarization techniques here [http://www.stanford.edu/class/ee311/NOTES/Deposition\\_Planarization.pdf](http://www.stanford.edu/class/ee311/NOTES/Deposition_Planarization.pdf)

## 5.1 Motivation

## 5.2 Attack Overview

\* added cost (in terms of \$\$, extra hardware and software implementation penalties/overhead)

## 6 EVALUATION

**mention legal issues : HWRevEng mention why security is complicated** No system is unbreakable and one can only harden their system enough to make the effort of breaking it unbearable to those they wish to protect against[1][17].

security is hard to do because one must carefully analyse and model all threats [14]

### 6.1 Attacks and Solutions overview

present how expensive it would be for someone to put together a probing station and in general give estimations of cost and skillset required for various attack categories

### 6.2 Conclusions

security/shielding adds to a device's cost and size [14] and there is a tradeoff [17]

## REFERENCES

- [1] Ross Anderson and Markus Kuhn. Tamper resistance: A cautionary note. In *Proceedings of the 2nd USENIX Workshop on Electronic Commerce - Volume 2*, pages 1–11, Oakland, California, November 1996. USENIX.
- [2] Ross Anderson and Markus Kuhn. Low cost attacks on tamper resistant devices. In Bruce Christianson, Bruno Crispo, Mark Lomas, and Michael Roe, editors, *Security Protocols*, volume 1361 of *Lecture Notes in Computer Science*, pages 125–136. Springer Berlin Heidelberg, 1998.
- [3] AVRFreaks. Design Note #20 : Understanding AVR Fuses and Lock bits. Application Note, AVRFreaks, 5 2002. [http://www.avrfreaks.net/modules/FreaksFiles/files/382/DN\\_020.pdf](http://www.avrfreaks.net/modules/FreaksFiles/files/382/DN_020.pdf).
- [4] Josep Balasch, Benedikt Gierlichs, and Ingrid Verbauwhede. An in-depth and black-box characterization of the effects of clock glitches on 8-bit mcus. In Luca Breveglieri, Sylvain Guilley, Israel Koren, David Naccache, and Junko Takahashi, editors, *FDTC*, pages 105–114. IEEE, 2011.
- [5] Josep Balasch, Benedikt Gierlichs, and Ingrid Verbauwhede. An in-depth and black-box characterization of the effects of clock glitches on 8-bit mcus. In *Proceedings of the 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography*, FDTC '11, pages 105–114, Washington, DC, USA, 2011. IEEE Computer Society.
- [6] R. Clayton. Extracting a 3DES key from an IBM 4758. <http://www.cl.cam.ac.uk/~rnc1/des crack/ibm4758.html>, November 2001.
- [7] Jr. Cole, E.I. Beam-based defect localization techniques. In *Microelectronics Failure Analysis*, Materials Park, Ohio, October 2001. ASM International.
- [8] Atmel Corporation. Atmel AVR231: AES Bootloader. Application Note 2589E-AVR-03/12, Atmel Corporation, 2012. [www.atmel.com/Images/doc2589.pdf](http://www.atmel.com/Images/doc2589.pdf).
- [9] Atmel Corporation. ATmega164PA/324PA/644PA/1284P Datasheet. Datasheet 8272E-AVR-04/2013, Atmel Corporation, 2013. [www.atmel.com/Images/8152s.pdf](http://www.atmel.com/Images/8152s.pdf).
- [10] Peter Gutmann. Data remanence in semiconductor devices. In *Proceedings of the 10th Conference on USENIX Security Symposium - Volume 10*, SSYM'01, pages 4–4, Berkeley, CA, USA, 2001. USENIX Association.
- [11] Philipp Hof. A Primer To Microcontrollers. <http://www.elec.canterbury.ac.nz/PublicArea/Staff/hof/p10-embed/p10-tutorial/index.html>, March 2014.
- [12] Andrew Huang. Hacking the PIC 18F1320. [http://www.bunniestudios.com/blog/?page\\_id=40](http://www.bunniestudios.com/blog/?page_id=40), March 2014.
- [13] Ilya Kizhvatov. Side channel analysis of avr xmega crypto engine. In *Proceedings of the 4th Workshop on Embedded Systems Security*, WESS '09, pages 8:1–8:7, New York, NY, USA, 2009. ACM.
- [14] Paul C. Kocher, Joshua Jaffe, and Benjamin Jun. Differential Power Analysis. In Michael J. Wiener, editor, *Advances in Cryptology - CRYPTO '99*, 19th Annual International Cryptology Conference, Santa Barbara, California, USA, August 15–19, 1999, *Proceedings*, volume 1666 of *Lecture Notes in Computer Science*, pages 388–397. Springer, 1999.
- [15] S. Lawler. Power Analysis with Riscure. <http://dontstuffbeansupyournose.com/2014/02/11/power-analysis-with-riscure/>, February 2014.
- [16] Sergei Skorobogatov. Low temperature data remanence in static RAM. Technical Report UCAM-CL-TR-536, University of Cambridge, Computer Laboratory, June 2002.
- [17] Sergei P. Skorobogatov. Semi-invasive attacks – A new approach to hardware security analysis. Technical Report UCAM-CL-TR-630, University of Cambridge, Computer Laboratory, April 2005.
- [18] Alan Trevennor. *Practical AVR microcontrollers games, gadgets, and home automation with the microcontroller used in Arduino*. Apress, Berkeley, CA New York, 2012.
- [19] Bulent Yener and Andrew Zonenberg. CSCI 4,74 / 6974 : Hardware Reverse Engineering. Rensselaer Polytechnic Institute, lecture slides at : <http://security.cs.rpi.edu/courses/hwre-spring2014/>, 2014.