

EE518
Digital IC design
Experiment 3

**Design of an inverter chain using progressive sizing
to improve delay performance and compare its delay
with single-stage inverter.**

- (a) To calculate delay and input capacitance for single-stage inverter.
- (b) To compare the propagation delay of 'single-stage inverter' vs 'inverter chain' using progressive sizing.



Submitted by,
DEEPIKA S
ROLL No: 234102408
August 21, 2023

1 OBJECTIVE

- (a) To design a single-stage CMOS inverter. Obtain input capacitance using ac analysis. Also, calculate the delays using transient analysis.
- (b) To design a CMOS inverter chain using progressive sizing. Depending upon the input capacitance, load capacitance, and number of stages, obtain W/L ratio of each inverter stage. Calculate the delays using transient analysis.

2 THEORY

When the inverter is sized up an, delay is reduced, but increases input capacitance of the inverter. To determine the input loading effect, the relationship between the input gate capacitance and the intrinsic output capacitance of the inverter has to be established. Both are proportional to the gate sizing. Hence, the following relationship holds, independent of gate sizing.

F represents the overall effective fanout of the circuit, and equals $\frac{C_{load}}{C_{in}}$. Observe how the relationship between t_p and F is a very strong function of the number of stages. As expected, the relationship is linear when only 1 stage is present. Introducing a second stage turns it into square root, and so on.

The optimum N is found by differentiating the minimum delay expression divided by the number of stages and setting the result to 0, giving

$$N = \ln(F).$$


3 FORMULAE

- 1. We find input capacitance using this formula. Knowing the frequency, we can easily find the capacitance as $R=1M\Omega$, $f_c = \frac{1}{2*\pi*R*C_{in}}$
- 2. Optimum $N = \ln(F)$
- 3. We find the overall effective fanout using the formula, $F = (\frac{C_{load}}{C_{in}})$
- 4. The effective fanout is found using the formula, $f = (F)^{\frac{1}{N}}$


4 PROCEDURE AND RESULTS

4.1 Single CMOS Inverter


Connect the inverter as shown in the schematic.




To find input capacitance, connect the Resistor of $1M\Omega$ at gate terminal. Apply ac input and vary its frequency from 1Hz-1THz. Plot the graph for the voltage across Gate terminal (input terminal) and the frequency. Note the -3dB frequency from the plot as shown below. Calculate the gate/input capacitance using the formula $f_c = \frac{1}{2\pi R C_{in}}$




Now find transient parameters V_{in} , V_{out} wrt time axis. Measure t_{rise} , t_{fall} , t_{pHL} and t_{pLH} from the plot.




$$t_{pLH} = 9.5014ns$$



$$t_{pHL} = 6.846ns$$



$$t_{rise} = 8.360ns$$



$$t_{fall} = 7.345ns$$

4.2 CMOS Inverter Chain


To find optimum number of stages for inverter chain, keep adding a inverter stage to a chain. Calculate the value of f using C_{out} and C_{in} . For the size the inverter stages we calculate the effective fanout is found using this formula $f = (F)^{\frac{1}{N}}$. For $N = 3$, f came to be 6.1749, $N = 5$, f is 2.9811 and for $N = 7$, f is 2.1819. With given f for the particular stage, use geometric progression, ie., example for a stage 3 inverter chain, the first inverter

would have the $(\frac{W}{L})_p : (\frac{W}{L})_n$ ratio as 2:1 but the subsequent ratio would be $2f:1$ and $2f^2 : 1$


Similarly, using geometric progression, we would calculate the sizing of the inverters for stage 5 as well as stage 5.



Now analyse transient characteristics and calculate t_{rise} , t_{fall} , t_{pHL} and t_{pLH} from the plot and the corresponding schematic and plots for $N=3,5$ and 7 are shown below.


$N=3$




$$t_{pLH} = 6.3802ns \quad t_{pHL} = 4.102ns \quad t_{rise} = 0.298ns \quad t_{fall} = 0.305ns$$











N=5




$$t_{pLH} = 6.168ns \quad t_{pHL} = 4.077ns \quad t_{rise} = 0.0956ns \quad t_{fall} = 0.0864ns$$









N=7



$$t_{pLH} = 6.117ns \quad t_{pHL} = 4.068ns \quad t_{rise} = 0.0724ns \quad t_{fall} = 0.0642ns$$







5 TABULATION

Calculation of input capacitance of single CMOS inverter by AC analysis.

Frequency(MHz)	Input Capacitance(fF)
74.944	2.123

Comparison of the propagation delay of single-stage inverter and inverter chain using progressive sizing.

Inverter Transient Characteristics									
Inverter Chain using progressive scaling					Single stage Inverter				
$(\frac{W}{L})_p : (\frac{W}{L})_n$	t_{pLH}	t_{pHL}	t_{rise}	t_{fall}	$(\frac{W}{L})_p : (\frac{W}{L})_n$	t_{pLH}	t_{pHL}	t_{rise}	t_{fall}
(stage 3)	6.380ns	4.103ns	298.9ps	305.4ps	2 : 1	9.501ns	6.846ns	8.360ns	7.345ns
(stage 5)	6.168ns	4.077ns	95.66ps	86.44ps					
(stage 7)	6.11ns	4.068ns	72.402ps	64.202ps					

6 OBSERVATIONS

- The input capacitance of single CMOS inverter is obtained to be 2.123fF.
- Theoretical value of N given to be

$$N = 5.46 \approx 5$$

- We observe that as we increase N, delay decreases due to reduction of effective fanout at each stage upto optimum N stages, thereafter again delay increases due to intrinsic capacitance. Here from the experiment, we can see that the delay doesn't increase but doesn't decrease extremely. As there is no much difference in the delay 5th stage to 7th stage, we take 5th stage to be the optimum number.
- From experiment the optimum N=5 has $t_p = 5.123ns$, $t_{rise} = 95.66ps$, $t_{fall} = 86.44ps$.
- Theoretical and experimental values of N are matched.