## LoRa Comms Payload: System-on-Module

PART OF THE MASTER'S THESIS:

"Development of a LoRa-based communications payload for CubeSat"

MASTER'S DEGREE IN ELECTRONIC SYSTEMS ENGINEERING POLYTECHNIC UNIVERSITY OF VALENCIA ACADEMIC COURSE 2023/2024

AUTHOR .

Juan Del Pino Mena

SUPERVISORS:

Jorge Daniel Martínez Pérez

DEPARTMENT OF ELECTRONIC ENGINEERING

Vicente Enrique Boria Esbert

2 mpcie LORA GATEWAY BASEBAND RADIO A CLK32M < 3 baseband SPI SX1302 SPI SX1302 LORA GATEWAY RE FRONTEND SX1302 RESET SX1302 RESET 4 rf path POWER SPI RADIO A SPI RADIO A 5 power RADIO A IO[0..3] < RADIO\_A\_IQ[0..3] POWER ENABLE POWER ENABLE RADIO A CLK O RADIO\_A\_CLK\_O RADIO A CLK32M RADIO\_A\_CLK32M PG00D < PGOOD RADIO\_A\_NRESET [ RADIO\_A\_NRESET RETO < SPI RADIO B SPI RADIO B RADIO B IQ[0..3] RADIO B 10[0..3] RADIO B CLK O RADIO B CLK O RADIO B CLK32M RADIO B CLK32M RADIO B NRESET [ RADIO B NRESET FE\_CTRL RFIO LOG1 LOG0 LOG2 LOG0 LOG0 EMI Shield LOG5 LOG0 LoRa MS375-10F

DEVELOPED IN PROUD COLLABORATION WITH:



1





MINI-PCIE CONNECTOR







4

System-on-Module device with mPCIe form factor containing a LoRa gateway and RF frontend, with output via MMCX connector.

Author: Juan Del Pino Mena Title: Cover and Block Diagram Approved: Prj. revision: 0.4 Prj: Estigia comms payload - LoRa Gateway SoM Variant: [No Variations] Date: 2024-08-11 13:32:40 Last modified: Altium version: Size: A4 Sheet 1 of 6

Pluton UPV Universitat Politècnica de València (UPV) Camí de Vera, València



В

C

File: 1\_cover.SchDoc Git Hash: 33fbb304962290060a8401dcbf550be183a479c3 [Locally Modified] 2









