

PROJECT:

LoRa Comms Payload: System-on-Module

PART OF THE MASTER'S THESIS:

"Development of a LoRa-based communications payload for CubeSat"

MASTER'S DEGREE IN ELECTRONIC SYSTEMS ENGINEERING
POLYTECHNIC UNIVERSITY OF VALENCIA
ACADEMIC COURSE 2023/2024

AUTHOR:

Juan Del Pino Mena

SUPERVISORS:


Jorge Daniel Martínez Pérez

DEPARTMENT OF ELECTRONIC ENGINEERING

Vicente Enrique Boria Esbert

DEPARTMENT OF COMMUNICATIONS

DEVELOPED IN PROUD COLLABORATION WITH:



Notes:
System-on-Module device with mPCIe form factor containing a LoRa gateway and RF frontend, with output via MMC connector.

Title: Cover and Block Diagram

Prj: Estigia comms payload - LoRa Gateway SoM

Date: 2024-08-11 13:32:40 **Last modified:** 2024-08-11

Size: A4 **Sheet** 1 of 6

File: 1_cover.SchDoc

Author: Juan Del Pino Mena

Approved: --

Prj. revision: 0.4

Variant: [No Variations]

Altium version: 24.3.1.35


License: --

Git Hash: 33fbb30496229060a8401dcbf550be183a479c3 [Locally Modified]

Pluton UPV
Universitat Politècnica
de València (UPV)
Cami de Vera, València
Spain




Mini-PCI-express card edge connector




Power LED indicators


```
1V2 does not have an
indicator since is too
low voltage to lit a LED
```



Debug ports




Decoupling capacitors



One 100 nF cap per pin, a larger 1uF to stabilize supply. Place near the mPCIe pins.

Temperature sensor



```
i2C addr 0b011_1001 (0x39)
```

Notes:

The mPCIe connector is used in a non-standard configuration, neither the signals, nor the supply voltages. DO NOT CONNECT TO A REGULAR MPCIE SOCKET.

- [1] Texas Instruments Inc. TXB0104 datasheet, SCES650J, 10-2020

Title: *Mini-PCIE and thermal sensor*

Prj: Estigia comms payload - LoRa Gateway SoM

Date: 2024-08-11 13:32:41	Last modified: 2024-08-11
----------------------------------	----------------------------------

Size: A4	Sheet 2 of 6
-----------------	--------------

File: 2_mpcie.SchDoc

Author:	Juan Del Pino Mena
----------------	--------------------

Approved:	--
-----------	----

Prj. revision:	0.4
----------------	-----

Variant:	[No Variations]
----------	-----------------

Altium version:	24.3.1.35
-----------------	-----------

License:	--
----------	----


```
Git Hash: 41b6ea28c7eaa4a034106408df395347186357a6 [Locally Modified]
```

Pluton UPV


Universitat Politècnica
de València (UPV)
Cami de Vera, València
Spain



SX1302 baseband processor



Decoupling capacitors



Notes:

- [1] Semtech Inc. SX1302 LoRa Gateway Baseband Processor Datasheet, DS.SX1302.W.APP, v1.2, 10-2020
- [2] Semtech Inc. SX1302 Corecell Reference Design with SX1250 RF Front-Ends, PCB_E539V01A, 01-2020
- [3] Semtech Inc. SX1302 Hardware Abstraction Layer repo, https://github.com/Lora-net/sx1302_hal

Title: **LoRa Baseband processor**

Prj: Estigia comms payload - LoRa Gateway SoM

Date: 2024-08-11 13:32:41 Last modified: 2024-08-11

Size: A4 Sheet 3 of 6

File: 3_baseband.SchDoc


Author: Juan Del Pino Mena
Approved: --
Prj. revision: 0.4
Variant: [No Variations]
Altium version: 24.3.1.35
License: --
Git Hash: 41b6ea28c7eaa4a034106408df395347186357a6 [Locally Modified]

Pluton UPV
Universitat Politècnica
de València (UPV)
Camí de Vera, València
Spain




RF Frontend module


4_rf_path[4A], 3_baseband[4C], 4_rf_path[3A]



Band Filtering, antenna matching and ESD protection



Decoupling capacitors



Notes:

1] Semtech Inc. SX1302 Corecell Reference Design with SX1250 RF Front-Ends, PCB_E539V01A, 01-2020

2] Skyworks Inc. SKY65366-21 400 MHz Tx/Rx Front-End Module, 203146E, 10-2020

Title: RF FrontEnd module

Prj: Estigia comms payload - LoRa Gateway SoM

Date: 2024-08-11 13:32:42

Last modified: 2024-08-11

Size: A4

Sheet 5 of 6

File: 4_1_frontend.SchDoc

Author: Juan Del Pino Mena

Approved: --

Prj. revision: 0.4

Variant: [No Variations]

Altium version: 24.3.1.35


License: --

Git Hash: 41b6ea28c7eaa4a034106408df395347186357a6 [Locally Modified]


Pluton UPV

Universitat Politècnica de València (UPV)


Cami de Vera, València Spain




Decoupling capacitors




Enable input



Power Good output





Filtering the 3V3 rail




The TPS62912 PG pin is in high Z when V(FB) >= 95%, and driven low when V(FB) <= 90%. The open-drain pin requires a pullup. The PG signal is used for sequencing of multiple rails by connecting to the EN pin of other converters [1].

To ensure control of all digital I/Os during the power-up/down of the SX1302 and avoid an inrush current, the 1.2 V rail shall be enabled before 3.3 V at start-up [2].

Low noise DC/DC converters



EN/SYNC pin: Open-drain, pull-down 500k. PG1V2 100k pull-up to 1V2 rail (instead of 5VIN) to perform a sequential power-up



Added a 47 uF cap instead a 22 uF one as recommended for this output voltage.

Added an extra 22 uF cap as recommended for this output voltage.

S-CONF to VIN:
Fsw = 2.2 MHz
Spread-Spectrum OFF
Output Discharge OFF
Sync OFF

Notes:

- Power supply based on low-noise DC/DC converters with sequential power-up.
- [1] Texas Instruments Inc. TPS62912/3 datasheet, SLVSFP4B, 03-2021
- [2] Semtech Inc. Errata Note Corecell PCB #e539v01e Reference Design, Rev 1.0, 03-2020

Title: **Power supply**

Prj: Estigia comms payload - LoRa Gateway SoM

Date: 2024-08-11 13:32:42 Last modified: 2024-08-11

Size: A4 Sheet 6 of 6

File: 5_power.SchDoc

Author: Juan Del Pino Mena
Approved: --
Prj. revision: 0.4
Variant: [No Variations]
Altium version: 24.3.1.35
License: --

Git Hash: 41b6ea28c7eaa4a034106408df395347186357a6 [Locally Modified]

Pluton UPV
Universitat Politècnica
de València (UPV)
Camí de Vera, València
Spain

