

1 Purpose

The purpose of this procedure is to facilitate the transfer of design information from the customer to imec. Preferably it's provided for each design delivery, but it's not a must if only the design name changes.

2 General delivery details

Some items may only be applicable for MPW e.g. sub dicing

Tape-out flavor incl. voltages: <i>TSMC 0.18 UM CMOS MIXED SIGNAL RF GENERAL PURPOSE II IP6M+AL SALICIDE 1.8/3.3V PDK</i>		
Foundry/EP reference:	Target tape-out date: <i>4-Dec-20</i>	Tape-out type: <i>Mini@sic</i>
Project name: <i>PLL-USP2020</i>	File name: <i>PLL_USP2020.gds</i>	Topcell name: <i>PLL_USP202_3.gds</i>
File md5sum:	If based on past project, Foundry/EO ref.:	
PDK name: <i>TSMC 0.18 CMOS Logic or Mixed-Signal/RF, General Purpose</i>	Metal scheme: <i>IP6M_4X1U with UTM (20kA) topmetal</i>	
Multi chip tape-out: <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No	Operation frequency: <i>1.28 GHz</i>	
Automotive project: <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No	Extra sub dicing required? (only MPW) <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No	
Dummy fill at imec required? (Only EP) <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No	Split condition (skew) wafers required? <input type="checkbox"/> Yes <input type="checkbox"/> No	
Number of dies (only MPW):	Number of wafers (only for dedicated mask sets):	
Technical contact email: <i>bruno.csanches@usp.br</i>	Administration contact: <i>wilhelmus.noije@usp.br</i>	
Post processing services via imec at 3 rd party? <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No → if No, specify <u>backlapping thickness</u> for bare die:		
Bumping or WLCSP <input type="checkbox"/> Yes <input type="checkbox"/> No Thinning and/or dicing <input type="checkbox"/> Yes <input type="checkbox"/> No Assembly/package design <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No		

3 IP information

Include all IP that requires a replacement by imec or foundry and all OTP/MTP/ARM IP used in the design inside below table!

Layout replacement required by imec e.g. SRAM, TSMC IO, std cell libraries? <input checked="" type="checkbox"/> Yes <input type="checkbox"/> No	
<i>If phantom/abstract/LEF views are used, imec needs to replace them. We need the full path name to identify the correct IP.</i>	
Full library path or memory name + delivery date:	
1. <i>TSMCHOME\digital\Back_End\tpa018nv_270a\mt\6lm\tpa018nv_6lm.lef</i>	Version: <i>270a</i>
2. <i>TSMCHOME\digital\Back_End\tpb018v_180a\wb\6lm\tpb018v_6lm.lef</i>	Version: <i>180a</i>
3.	Version:
4.	Version:
5.	Version:
6.	Version:
<i>LVS-ERC by imec is a paid service and early notification is required.</i>	
IP name (OTP/MTP/eFlash):	Version:
IP merge required by foundry* (required for eFlash, eMemory)? <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No	
* A pre-merge Calibre LVS-ERC setup is required to perform pre- and post-merge checks at TSMC.	

4 Technology specific data

	6/7/12/16nm	22/28nm	40nm	55/65nm	90/130nm	0.18um	0.25/0.35um
Max MoM voltage		Select	Select	Select			
MiM value				Select	Select	2fF/um ²	Select
AP thickness	Select	Select	Select	Select	Select		
Bump type (12inch only)	Select	Select	Select	Select	Select		
Substrate (bumping only)	N/A	N/A	N/A	N/A	N/A		
Number of bumps	N/A	N/A	N/A	N/A	N/A		
Polyimide*	Select	Select	Select	Select	Select	Select	Select
SRAM cell version	N/A	N/A	N/A	N/A	N/A		
SRAM total size (KB)	N/A	N/A	N/A	N/A	N/A	N/A	
ULL SRAM		Select					
Top metal thickness					Select	20KA UTM	Select
Complies to TSMCIDDQ	Select	Select	Select				

* Polyimide is a must for large chips and in case of lead free or Cu bumping.

5 Mask, reticle field and wafer information

This section is not applicable for MPW.

Any special mask and reticle field requirements should be communicated to us before the first dry run tape-out!

Specific MLM layer on mask combination? <input type="checkbox"/> Yes <input type="checkbox"/> No
Specific requirements for the reticle field layout or scribe size? <input type="checkbox"/> Yes <input type="checkbox"/> No
Lot expediting? <input type="checkbox"/> Yes <input type="checkbox"/> No
Hold wafers required? <input type="checkbox"/> Yes, <insert requirements> <input type="checkbox"/> No
Further wafer processing via imec e.g. thinning, dicing? <input type="checkbox"/> Yes <input type="checkbox"/> No

6 Shipment information

By default we follow the shipment information as specified on the purchase order. Any remarks or requirements can be added in this section and be communicated through email.

7 Comments or special requests

This die has Analog sensitive circuits, therefore layers DMEXCL were added to avoid metal dummy fill in the circuit areas.
 The die will be wire bonded to a QFN40(5x5) package.

8 Design upload

1. Add a visible **logo** or pin I mark in top metal/AP.

Add **version number** or date in design name.

2. Use our GPG key to **encrypt** the design.

```
gpg --import eptsmc_2018.asc  
gpg -r eptsmc@imec.be -e <file you want to encrypt>
```

3. **Upload** it to eptsmc FTP: [ftp.imec.be](ftp://ftp.imec.be)

Username = eptsmc Password = DvM623

Upload location = Design_Drop_Folder

FTP server should be in passive and binary mode!

Commands: `pass` & `bin`

4. Update file name to

Design_delivery_<date>_<Europractice run> or

Design_delivery_<date>_<TM-number> and

send to eptsmc@imec.be as pdf.