

# ***Computers Fundamentals***

***1<sup>st</sup> Year of Bachelor in Computer Science Engineering***

---



## **Introduction to the laboratory practices**

---

**Academic year 2020 / 2021**



Universidad  
de Huelva

## Outline

- Available material to carry out the practices.
  - Integrated circuits.
  - Technical manuals of integrated circuits.
  - Simulation software.
  - Practice board.
  - Development board.
- Procedure to carry out the practices.
- Practices assessment.



## *Available material to carry out the practices*

### Outline

- **Available material.**
  - Integrated circuits.
  - Technical manuals.
  - Simulation software.
  - Practice board.
  - Development card.
- **Procedure.**
- **Assessment.**

- To carry out the laboratory practices the student may use of the material that follows:
  - Integrated circuits.
  - Technical manuals of integrated circuits .
  - Simulation software:
    - Digital Works.
    - Xilinx ISE WebPack.
  - Practice board.
  - Development card.



Universidad  
de Huelva

## Outline

- Available material.
  - **Integrated circuits.**
  - Technical manuals.
  - Simulation software.
  - Practice board.
  - Development card.
- Procedure.
- Assessment.

## Integrated circuits

- **Integrated circuit or chip:** It contains a series of both active and passive electronic devices as well as some interconnections between them in such a way that they perform the same functions as a complex electronic circuit.

The integrated circuits can be divided into **analogic**, **digital** or **mixed** ones.

- Taxonomy of the digital integrated circuits depending on the number of contained internal devices:
  - **SSI** (Small Scale of Integration): 1 – 10 gates.
  - **MSI** (Medium Scale of Integration): 10 – 100 gates.
  - **LSI** (Large Scale of Integration): 100 – 1,000 gates.
  - **VLSI** (Very Large Scale of Integration): 1,000 – 10,000 gates.
  - **ULSI** (Ultra Large Scale of Integration): 10,000 – 100,000 gates.
  - **GLSI** (Giga Large Scale of Integration): More than 100,000 gates.



Universidad  
de Huelva

## Outline

- Available material.
  - **Integrated circuits.**
  - Technical manuals.
  - Simulation software.
  - Practice board.
  - Development card.
- Procedure.
- Assessment.

## Integrated circuits


- Taxonomy of the digital integrated circuits attending to its building technology:
  - **Bipolar families** (built from bipolar transistors):
    - TTL family.
    - ECL family.
  - **MOS families** (built from MOS transistors):
    - NMOS family.
    - CMOS family.
- Terminology:

SN 74 LS 00 J



Universidad  
de Huelva

## Integrated circuits











Universidad  
de Huelva

# Technical manuals of integrated circuits

NUMERICAL INDEX

1


Information

NUMERICAL INDEX

SN54ALS00A	SN74ALS00A	2-3	SN74ALS154	2-133
SN54AS00	SN74AS00	2-3	SN74ALS156	2-137
SN54ALS01	SN74ALS01	2-7	SN74ALS157A	2-141
SN54ALS02	SN74ALS02	2-9	SN54AS157	2-141
SN54AS02	SN74AS02	2-9	SN74ALS158	2-141
SN54ALS03B	SN74ALS03B	2-13	SN54AS158	2-141
SN54ALS04B	SN74ALS04B	2-15	SN54ALS160B	2-149
SN54AS04	SN74AS04	2-15	SN54ALS160B	2-149
SN54ALS05A	SN74ALS05A	2-19	SN54ALS160B	2-149
SN54ALS08	SN74ALS08	2-21	SN54ALS160B	2-149
SN54AS08	SN74AS08	2-21	SN54ALS160B	2-149
SN54ALS09	SN74ALS09	2-25	SN54ALS160B	2-149
SN54ALS10A	SN74ALS10A	2-27	SN54ALS160B	2-149
SN54AS10	SN74AS10	2-27	SN54ALS160B	2-149

SN54ALS00A	SN74ALS00A	2-3
SN54AS00	SN74AS00	2-3
SN54ALS01	SN74ALS01	2-7
SN54ALS02	SN74ALS02	2-9
SN54AS02	SN74AS02	2-9
SN54ALS03B	SN74ALS03B	2-13
SN54ALS04B	SN74ALS04B	2-15
SN54AS04	SN74AS04	2-15
SN54ALS05A	SN74ALS05A	2-19
SN54ALS08	SN74ALS08	2-21
SN54AS08	SN74AS08	2-21
SN54ALS09	SN74ALS09	2-25
SN54ALS10A	SN74ALS10A	2-27
SN54AS10	SN74AS10	2-27

SN54ALS137	SN74ALS137	2-111	SN54ALS251	SN74ALS251	2-317
SN54AS137	SN74AS137	2-111	SN54AS251	SN74AS251	2-317
SN54ALS138	SN74ALS138	2-115	SN54ALS253	SN74ALS253	2-323
SN54AS138	SN74AS138	2-115	SN54AS253	SN74AS253	2-323
SN54ALS139	SN74ALS139	2-121	SN54ALS257	SN74ALS257	2-327
SN54AS139	SN74AS139	2-121	SN54AS257	SN74AS257	2-327
SN54ALS151	SN74ALS151	2-125	SN54ALS258	SN74ALS258	2-327
SN54AS151	SN74AS151	2-125	SN54AS258	SN74AS258	2-327
SN54ALS153	SN74ALS153	2-129	SN54ALS259	SN74ALS259	2-333
SN54AS153	SN74AS153	2-129	SN54AS259	SN74AS259	2-333
			SN54ALS273	SN74ALS273	2-337


  
 TEXAS
   
 INSTRUMENTS

1-3

TEXAS  
INSTRUMENTS

1-3



Universidad  
de Huelva

# Technical manuals of integrated circuits

## FUNCTIONAL INDEX

1

General Information

### GATES AND INVERTERS

#### POSITIVE-NAND GATES AND INVERTERS

DESCRIPTION	TYPE	TECHNOLOGY						VOLUME
		STD TTL	ALS	AS	H	L	LS	
Hex 2-Input Gates	'804	A	B					2
Hex Inverters	'04	•	•	•	•	•	•	1
	'1004	•	•					2
	'00	•	•	•	•	•	•	1
Quadruple 2-Input Gates	'1000	A	A					2
	'10	A	•	•	•	•	•	1
Triple 3-Input Gates	'1010	A	•					2
	'1010	A	•					2
Dual 4-Input Gates	'20	•	•	•	•	•	•	1
	'1020	A						2
8-Input Gates	'30	•	•	•	•	•	•	2
13-Input Gates	'133	•						• 1
Dual 2-Input Gates	'8003	•						2

#### POSITIVE-NAND GATES AND INVERTERS WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	TYPE	TECHNOLOGY						VOLUME
		STD TTL	ALS	AS	H	L	LS	
Hex Inverters	'05	•	A					1
	'1005	•	A					2
	'01	•	•	•	•	•	•	1
Quadruple 2-Input Gates	'03	•						2
	'1003	A						1
Triple 3-Input Gates	'12	•	A					2
Dual 4-Input Gates	'22	•	B					1
	'22	•	B					2

#### POSITIVE-AND GATES

DESCRIPTION	TYPE	TECHNOLOGY						VOLUME
		STD TTL	ALS	AS	H	L	LS	
Hex 2-Input Gates	'808	•	A	B				2
Quadruple 2-Input Gates	'08	•	•	•	•	•	•	1
	'1008	A	•					2
Triple 3-Input Gates	'11		A	•	•	•	•	1
	'1011	A						2
Dual 4-Input Gates	'21		•	•	•	•	•	1
	'21		•	•	•	•	•	2

#### POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	TYPE	TECHNOLOGY						VOLUME
		STD TTL	ALS	AS	H	L	LS	
Quadruple 2-Input Gates	'09	•						2
Triple 3-Input Gates	'15		A	•	•	•	•	1
	'15		A	•	•	•	•	2

#### POSITIVE-OR GATES

DESCRIPTION	TYPE	TECHNOLOGY						VOLUME
		STD TTL	ALS	AS	H	L	LS	
Hex 2-Input Gates	'832		A	B				2
Quadruple 2-Input Gates	'32	•	•	•	•	•	•	1
	'1032	A	•					2

#### POSITIVE-NOR GATES

DESCRIPTION	TYPE	TECHNOLOGY						VOLUME
		STD TTL	ALS	AS	H	L	LS	
Hex 2-Input Gates	'805		A	B				2
Quadruple 2-Input Gates	'02	•	•	•	•	•	•	1
	'1002	A						2
Triple 3-Input Gates	'27	•	•	•	•	•	•	1
Dual 4-Input Gates with Strobe	'25	•						1
Dual 5-Input Gates	'260							• 1

#### SCHMITT-TRIGGER POSITIVE-NAND GATES AND INVERTERS

DESCRIPTION	TYPE	TECHNOLOGY						VOLUME
		STD TTL	ALS	AS	H	L	LS	
Hex Inverters	'14	•						•
	'19							•
Octal Inverters	'619							•
Dual 4-Input Positive-NAND	'13	•						•
	'18							•
Triple 4-Input Positive-NAND	'618							•
Quadruple 2-Input Positive-NAND	'24							•
	'132	•						•

#### CURRENT-SENSING GATES

DESCRIPTION	TYPE	TECHNOLOGY						VOLUME
		STD TTL	ALS	AS	H	L	LS	
Hex	'63							• 1

#### DELAY ELEMENTS

DESCRIPTION	TYP	TECHNOLOGY						VOLUME
		STD TTL	ALS	AS	H	L	LS	
Inverting and Noninverting Elements, 2-Input NAND Buffers	'31							• 1

• Denotes available technology.

A Denotes "A" suffix version available in the technology indicated.

B Denotes "B" suffix version available in the technology indicated.

TEXAS  
INSTRUMENTS

1-17



Universidad  
de Huelva

# Technical manuals of integrated circuits

## FUNCTIONAL INDEX

1

General Information

### GATES AND INVERTERS

#### POSITIVE-NAND GATES AND INVERTERS

DESCRIPTION	TYPE	TECHNOLOGY							VOLUME
		STD TTL	ALS	AS	H	L	LS	S	
Hex 2-Input Gates	'804	A	B						2
Hex Inverters	'04	•			•	•	•	•	1
	'1004	•							2
Quadruple 2-Input Gates	'00	•			•	•	•	•	1
	'1000	A	A						2
Triple 3-Input Gates	'10	•			•	•	•	•	1
	'1010	A							2
Dual 4-Input Gates	'20	•			•	•	•	•	1
	'1020	A							2
8-Input Gates	'30	•			•	•	•	•	1
	'133	•							2
Dual 2-Input Gates	'8003	•							2

#### POSITIVE-AND GATES WITH OPEN-COLLECTOR OUTPUTS

DESCRIPTION	TYPE	TECHNOLOGY							VOLUME
		STD TTL	ALS	AS	H	L	LS	S	
Quadruple 2-Input Gates	'09	•			•	•	•	•	1
Triple 3-Input Gates	'15	•			•	•	•	•	1
		A							2

#### POSITIVE-OR GATES

DESCRIPTION	TYPE	TECHNOLOGY							VOLUME
		STD TTL	ALS	AS	H	L	LS	S	
Hex 2-Input Gates	'832	A	B						2
Quadruple 2-Input Gates	'32	•			•	•	•	•	1
	'1032	A							2

#### POSITIVE-NOR GATES

DESCRIPTION	TYPE	TECHNOLOGY							VOLUME
		STD TTL	ALS	AS	H	L	LS	S	
Hex 2-Input Gates	'806	A	B						2

#### POSITIVE-NAND GATES AND INVERTERS WITH OPEN-COLLECTOR OUTPUTS

### POSITIVE-NAND GATES AND INVERTERS

DESCRIPTION	TYPE	TECHNOLOGY							VOLUME
		STD TTL	ALS	AS	H	L	LS	S	
Hex 2-Input Gates	'804		A	B					2
Hex Inverters	'04	•			•	•	•	•	1
	'1004		A						2
Quadruple 2-Input Gates	'00	•			•	•	•	•	1
	'1000		A	A					2
Triple 3-Input Gates	'10	•			•	•	•	•	1
	'1010		A						2
Dual 4-Input Gates	'20	•			•	•	•	•	1
	'1020		A						2
8-Input Gates	'30	•			•	•	•	•	1
			A						2
13-Input Gates	'133							•	1
			•						2
Dual 2-Input Gates	'8003		•						2



Universidad  
de Huelva

# Technical manuals of integrated circuits

**SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00**  
QUADRUPLE 2-INPUT POSITIVE-NAND GATES

©1981, APRIL 1982, REVISED MAY 1984

• Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs.

• Dependable Texas Instruments Quality and Reliability

**description**

These devices contain four independent 2-input NAND gates. They perform the Boolean functions  $Y = A \cdot B$  or  $Y = \overline{A + B}$  in positive logic.

The SN54ALS00A and SN54AS00 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ALS00A and SN74AS00 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**FUNCTION TABLE (each gate)**

INPUTS		OUTPUT	
A	B	Y	
H	H	L	
L	X	H	
X	L	H	

**logic symbol\***

**logic diagram (positive logic)**

\*This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 917-12. Pin numbers shown are for D, J, and N packages.

**ABSOLUTE MAXIMUM RATINGS** (see Note 1)

Supply voltage,  $V_{CC}$ :  $-0.5$  to  $5.5$  V  
 Input voltage,  $V_{in}$ :  $-0.5$  to  $5.5$  V  
 Output voltage,  $V_{out}$ :  $-0.5$  to  $5.5$  V  
 Storage temperature:  $-55^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**PACKAGE OUTLINE**

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00: D, J, and N PACKAGE (TOP VIEW)

SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00: FK PACKAGE (TOP VIEW)

NC—No internal connection

TEXAS INSTRUMENTS

**SN54ALS00A, SN74ALS00A**  
QUADRUPLE 2-INPUT POSITIVE-NAND GATES

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage,  $V_{CC}$ :  $-0.5$  to  $5.5$  V  
 Input voltage,  $V_{in}$ :  $-0.5$  to  $5.5$  V  
 Operating free-air temperature range: SN54ALS00A  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$   
 SN74ALS00A  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$   
 Storage temperature range:  $-55^{\circ}\text{C}$  to  $150^{\circ}\text{C}$

**recommended operating conditions**

PARAMETER	SN54ALS00A			SN74ALS00A			UNIT
	MIN	TYP	MAX	MIN	TYP	MAX	
$V_{CC}$	4.5	5.0	5.5	4.5	5.0	5.5	V
$V_{in}$	0		5.5	0		5.5	V
$V_{out}$	0		5.5	0		5.5	V
$I_{OH}$			-0.4			-0.4	mA
$I_{OL}$			8			8	mA
$T_A$	-55		125	0		70	$^{\circ}\text{C}$

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54ALS00A		SN74ALS00A		UNIT
	MIN	TYP	MAX	MIN	TYP	MAX	
$V_{th}$	$V_{CC} = 4.5$ V	$I_L = -18$ mA		1.5		1.5	V
$V_{th}$	$V_{CC} = 4.5$ V to $5.5$ V	$I_{OH} = -0.4$ mA		$V_{CC} - 2$		$V_{CC} - 2$	V
$V_{OL}$	$V_{CC} = 4.5$ V	$I_{OL} = 4$ mA	0.25	0.4	0.25	0.4	V
$I_L$	$V_{CC} = 4.5$ V	$V_{OL} = 0.4$ V		0.35		0.35	mA
$I_{OH}$	$V_{CC} = 5.5$ V	$V_{OL} = 0.4$ V		0.1		0.1	mA
$I_{OL}$	$V_{CC} = 5.5$ V	$V_{OL} = 0.4$ V		20		20	$\mu\text{A}$
$I_{OH}$	$V_{CC} = 5.5$ V	$V_{OL} = 0.4$ V		-0.1		-0.1	mA
$I_{OL}$	$V_{CC} = 5.5$ V	$V_{OL} = 0.4$ V		-112		-112	mA
$I_{OH}$	$V_{CC} = 5.5$ V	$V_{OL} = 0.4$ V		0.5		0.5	mA
$I_{OL}$	$V_{CC} = 5.5$ V	$V_{OL} = 0.4$ V		1.5		1.5	mA

\*All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^{\circ}\text{C}$ .  
 The output conditions have been chosen to produce a current that closely approximates one half of the true short circuit output current,  $I_{OCC}$ .

**switching characteristics (see Note 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $C_L = 50$ pF, $R_L = 500$ $\Omega$ , $T_A = 25^{\circ}\text{C}$		$V_{CC} = 5$ V to $5.5$ V, $C_L = 50$ pF, $R_L = 500$ $\Omega$ , $T_A = \text{MIN to MAX}$		UNIT
			SN54ALS00A	SN74ALS00A	SN54ALS00A	SN74ALS00A	
$t_{PLH}$	A or B	Y	7	3	16	3	ns
$t_{PHL}$	A or B	Y	5	2	13	2	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

TEXAS INSTRUMENTS



Universidad  
de Huelva

# Technical manuals of integrated circuits

**SN54ALS00A, SN54AS00, SN74ALS00A, SN74AS00**  
**QUADRUPL 2-INPUT POSITIVE-NAND GATES**

D2851, APRIL 1982 - REVISED MAY 1986

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

**description**

These devices contain four independent 2-input NAND gates. They perform the Boolean functions  $Y = \overline{A \cdot B}$  or  $Y = \overline{A + B}$  in positive logic.

The SN54ALS00A and SN54AS00 are characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ALS00A and SN74AS00 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

**FUNCTION TABLE (each gate)**

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

**logic symbol†**

†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Pin numbers shown are for D, J, and N packages.

**logic diagram (positive logic)**

**SN54ALS00A, SN54AS00 ... J PACKAGE**  
**SN74ALS00A, SN74AS00 ... D OR N PACKAGE**  
(TOP VIEW)

**SN54ALS00A, SN54AS00 ... FK PACKAGE**  
(TOP VIEW)

NC—No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS

Copyright © 1982, Texas Instruments Incorporated



Universidad  
de Huelva

# Technical manuals of integrated circuits

2  
ALS and AS Circuits

**SN54ALS00A, SN74ALS00A**  
**QUADRUPLE 2-INPUT POSITIVE-NAND GATES**

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)**

Supply voltage, $V_{CC}$	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS00A	-55°C to 125°C
SN74ALS00A	0°C to 70°C
Storage temperature range	-65°C to 150°C

**recommended operating conditions**

	SN54ALS00A			SN74ALS00A			UNIT	
	MIN	NOM	MAX	MIN	NOM	MAX		
$V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage		0.7			0.8		V
$I_{OH}$	High-level output current		-0.4			-0.4		mA
$I_{OL}$	Low-level output current		4			8		mA
$T_A$	Operating free-air temperature	-55	125		0	70		°C

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	SN54ALS00A			SN74ALS00A			UNIT
		MIN	TYP <sup>†</sup>	MAX	MIN	TYP <sup>†</sup>	MAX	
$V_{IK}$	$V_{CC} = 4.5$ V, $I_I = -18$ mA			-1.5			-1.5	V
$V_{OH}$	$V_{CC} = 4.5$ V to 5.5 V, $I_{OH} = -0.4$ mA	$V_{CC} - 2$			$V_{CC} - 2$			V
$V_{OL}$	$V_{CC} = 4.5$ V, $I_{OL} = 4$ mA		0.25	0.4		0.25	0.4	V
	$V_{CC} = 4.5$ V, $I_{OL} = 8$ mA					0.35	0.5	V
$I_I$	$V_{CC} = 5.5$ V, $V_I = 7$ V			0.1			0.1	mA
$I_{IH}$	$V_{CC} = 5.5$ V, $V_I = 2.7$ V			20			20	μA
$I_{IL}$	$V_{CC} = 5.5$ V, $V_I = 0.4$ V			-0.1			-0.1	mA
$I_O^{\ddagger}$	$V_{CC} = 5.5$ V, $V_O = 2.25$ V	-30		-112	-30		-112	mA
$I_{CCH}$	$V_{CC} = 5.5$ V, $V_I = 0$ V		0.5	0.85		0.5	0.85	mA
$I_{CCL}$	$V_{CC} = 5.5$ V, $V_I = 4.5$ V		1.5	3		1.5	3	mA

<sup>†</sup>All typical values are at  $V_{CC} = 5$  V,  $T_A = 25$  °C.  
<sup>‡</sup>The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current,  $I_{OS}$ .

**switching characteristics (see Note 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 5$ V, $C_L = 50$ pF, $R_L = 500$ Ω, $T_A = 25$ °C		$V_{CC} = 4.5$ V to 5.5 V, $C_L = 50$ pF, $R_L = 500$ Ω, $T_A = \text{MIN to MAX}$		UNIT		
			ALS00A	TYP	SN54ALS00A			SN74ALS00A	
					MIN	MAX		MIN	MAX
$t_{PLH}$	A or B	Y		7	3	16	3	11	ns
$t_{PHL}$	A or B	Y		5	2	13	2	8	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

2-4

TEXAS  
INSTRUMENTS







Universidad  
de Huelva

## Simulation software

- Digital Works.



- Xilinx WebPack.








Universidad  
de Huelva


## Practice board





Universidad  
de Huelva


## Practice board





Universidad  
de Huelva


## Practice board





Universidad  
de Huelva


## Practice board





Universidad  
de Huelva


## Practice board





Universidad  
de Huelva


## Practice board





Universidad  
de Huelva


## Practice board





Universidad  
de Huelva

## Practice board









Universidad  
de Huelva

## Practice board





Universidad  
de Huelva

## Development card

