


Packaging of Integrated Circuits


Integrated Circuit






Circuit → **Wafer**







Wafer → Die



Die → Packaging








https://en.wikipedia.org/wiki/Integrated circuit packaging


Package

Types of Packages



Prof. Kurian Polachan, lhttps://www.digikey.in/

Need for Packaging



Protection


Solderability

Heat-Dissipation


Standardization

Prof. Kurian Polachan, IIIT-B

Package Selection





Size Comparison




https://www.sunriselabs.com/News-Resources/Blog/misconception-2-smaller-packaging

IC vs. SoC






System In a Package (SiP)



Package



SoC vs. SiP?

Prof. Kurian Polachan, IIIT-B

Why SIP (not SoC)?

Proprietary Reasons

Cost Concerns

Technology Limitation

