

Digital Blocks



PWM —




Pulse Width Modulator



https://community.element14.com/products/devtools/technicallibrary/w/documents/11058/cypress-psoc-4-system-on-chip-overview Prof. Kurian Polachan, IIIT-Bangalore

PWM Signal

"A Square Wave Signal with a Specified Duty Cycle"



Generation (Method #1)

#include "project.h"



```
Firmware Pin_PWM
```


```
#define PERIOD COUNT 1000
#define DUTY COUNT 750
int main (void)
   CyGlobalIntEnable; /* Enable global interrupts. */
    /* Set the Pin PWM pin as an output pin */
    Pin PWM SetDriveMode (Pin PWM DM STRONG);
    Pin PWM Write(0);
    for(;;)
        /* Turn the Pin PWM pin on for DUTY COUNT cycles */
        Pin PWM Write(1);
        CyDelay (DUTY COUNT);
        /* Turn the Pin PWM pin off
        for (PERIOD COUNT - DUTY COUNT) cycles */
        Pin PWM Write(0);
        CyDelay (PERIOD COUNT - DUTY COUNT);
            1kHz PWM signal with a 75% duty cycle
```

Generation (Method #2)

#include "project.h"




PWM Digital Block



```
int main (void)
    CyGlobalIntEnable; /* Enable global interrupts. */
    /* Start the PWM component */
    PWM 1 Start();
    /* Set the PWM period to 1ms (1KHz) */
    PWM 1 WritePeriod(1000);
    /* Set the PWM duty cycle to 75% */
    PWM 1 WriteCompare (750);
    for(;;)
        /* Do nothing, the PWM runs in the background */
```

Component Settings



PWM Bits = 8bit (or 16bit)

PWM Period = 0-255 (or 0 to 65535)

PWM Compare = 0-255 (or 0 to 65535)

https://en.wikipedia.org/wiki/Pulse-width_modulation




$$Freq = \frac{1}{T_{PERIOD}} = \frac{1}{Period * Tclock_{1}}$$

$$\mathbf{Duty}\,\mathbf{Cycle} = \frac{\mathbf{Compare}}{\mathbf{Period}}$$

Prof. Kurian Polachan, IIIT-Bangalore

E.g., Settings



PWM Bits = 8bit

PWM Period = 200

PWM Compare = 50

https://en.wikipedia.org/wiki/Pulse-width_modulation




Freq =
$$\frac{1}{T_{PERIOD}} = \frac{1}{Period * Tclock_1}$$
 ?

Duty Cycle =
$$\frac{\text{Compare}}{\text{Period}}$$

Prof. Kurian Polachan, IIIT-Bangalore

Verilog 8bit PWM



PWM Bits = 8bit


PWM Period = 0-255

PWM Compare = 0-255


```
pmodule pwm 8bit(
   input clock,
   input reset,
   input [7:0] pwm compare,
   input [7:0] pwm period,
   output pwm
   reg [7:0] count = 0;
   reg pwm temp = 1'b0;
   always @(posedge clock) begin
     if (reset) begin
       count \leq 0;
     end else begin
       count <= (count == pwm period) ? 0 : count + 1;</pre>
     end
   end
   always @(posedge clock) begin
     if (count < pwm compare) begin</pre>
       pwm temp <= 1'b1;</pre>
     end else begin
       pwm temp <= 1'b0;
     end
   end
   assign pwm = pwm temp;
 endmodule
```

Applications

a. LED Brightness Ctrl




b. SMPS



Counter

Counter


"Used for Counting Events"



Period
$$\sim 0 - 2^{\text{Bits}}$$

- The block increments the counter value upon detecting edges (rising or falling) on its count input
- Clock is used for sampling inputs to the counter (to avoid setup violation) > 2x (Signal Freq at Count)
- 'tc' goes high when counter value equals the period (or terminal count). It stays high for one clock cycle

Counter - Verilog




```
module counter 8bit (
   input wire clk,
   input wire count,
   input wire reset,
   input wire enable,
   output reg [7:0] reg counter
reg count sampled;
always @(posedge clk) begin
   count sampled <= count;</pre>
end
always @(posedge count sampled) begin
   if (enable) begin
     if (reset) begin
       reg counter <= 0;
     end else begin
       reg counter <= reg counter + 1;
     end
   end
end
endmodule
             Bits = 8bit, Up Counter, Count-Edge?
```

Reading


Why you need clock? To synchronize asynchronous inputs such as "Count"


https://web.stanford.edu/class/ee183/handouts/synchronization_pres.pdf



E.g., Detect Signal Freq

"Detect Frequency of a Unknown PWM Signal"








- The block increments the counter value upon detecting edges (rising or falling) on its count input
- Clock is used for sampling inputs to the counter (to avoid setup violation) > 2x (Signal Freq at Count)

"Detect Frequency of a Unknown PWM Signal"





Enable Time?


Period?

- The block increments the counter value upon detecting edges (rising or falling) on its count input
- Clock is used for sampling inputs to the counter (to avoid setup violation) > 2x (Signal Freq at Count)

"Detect Frequency of a Unknown PWM Signal"








Counter-Value = $2 (\sim 2Hz)$

Error % = (2-2.3)/2.3 = -13%


Resolution of 1s enable signal is 1Hz. (i.e., counter-output thus could be only 2 or 3)



Counter-Value = 11 or 12, i.e., 2.2 Hz or 2.4 Hz

Error = 100*(2.4-2.3)/2.3 = 4.3%, 100*(2.2-2.3)/2.3 = ?

Note – For enable of 5 seconds, 5 count correspond to 1Hz, i.e., 1 count corresponds to 0.2Hz




For enable of 1 seconds, 1 count correspond to 1 Hz → Resolution of the counter = 1 Hz

For enable of 5 seconds, 1 count correspond to 0.2 Hz → Resolution = 0.2 Hz

For enable of 10 seconds, 1 count correspond to 0.1 Hz → Resolution = 0.1 Hz

For enable of 100 seconds, 1 count correspond to 0.01 Hz → Resolution = 0.01 Hz

Question



• EN Time = 1s, Sig Freq = 2.3456Hz, Counter Out ?


EN Time = 1s, Sig Freq = 2.8456Hz, Counter Out?

EN Time = 10s, Sig Freq = 2.3456Hz, Counter Out ?

EN Time = 100s, Sig Freq = 2.3456Hz, Counter Out?

Question?


I need a resolution of 0.01 Hz with a 8bit counter to measure a signal with frequency range between 2 to 3 Hz. What to do?



Resolution of 0.01 Hz require 100seconds of enable time? A signal frequency in the range of 2 to 3Hz will technically require a counter which can count up to? (3*100=300)

Solution → Averaging

I need a resolution of 0.01 Hz with a 8bit counter to measure a signal with frequency range between 2 to 3 Hz. What to do?



Solution: Perform measurements a large number of time.

- Counter Outputs = 2 or 3
- 2 for 68% and 3 for 32%
- Averaging → 2.32

of Measurements Required?