

DDR3 SDRAM UDIMM

MT18JSF25672AZ – 2GB MT18JSF51272AZ – 4GB MT18JSF1G72AZ – 8GB

Features

- DDR3 functionality and operations supported as defined in the component data sheet
- 240-pin, unbuffered dual in-line memory module (UDIMM)
- Fast data transfer rates: PC3-14900, PC3-12800, and PC3-10600
- 2GB (256 Meg x 72), 4GB (512 Meg x 72), 8GB (1Gig x 72)
- $V_{DD} = 1.5V \pm 0.075V$
- $V_{DDSPD} = 3.0-3.6V$
- Supports ECC error detection and correction
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- · Dual rank
- On-board I²C temperature sensor with integrated serial presence-detect (SPD) EEPROM
- · 8 internal device banks
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Selectable BC4 or BL8 on-the-fly (OTF)
- Gold edge contacts
- · Halogen-free
- Fly-by topology
- · Terminated control, command, and address bus

Figure 1: 240-Pin UDIMM (MO-269, PCB 1126 R/C E3)





Figure 2: 240-Pin UDIMM (MO-269, PCB 1561 R/C E3)



Options	Marking
 Operating temperature Commercial (0°C ≤ T_A ≤ +70°C) 	None
• Package	110110
 240-pin DIMM (halogen-free) 	Z
 Frequency/CAS latency 	
- 1.07ns @ CL = 13 (DDR3-1866)	-1G9
- 1.25ns @ CL = 11 (DDR3-1600)	-1G6
-1.5ns @ CL = 9 (DDR3-1333)	-1G4

Table 1: Key Timing Parameters

Speed Grade	Industry Nomenclature	CL = 13	CL = 11	CL = 10	CL = 9	CL = 8	CL = 7	CL = 6	CL = 5	^t RCD (ns)	^t RP (ns)	^t RC (ns)
-1G9	PC3-14900	1866	1600	1333	1333	1066	1066	800	667	13.125	13.125	47.125
-1G6	PC3-12800	_	1600	1333	1333	1066	1066	800	667	13.125	13.125	48.125
-1G4	PC3-10600	_	_	1333	1333	1066	1066	800	667	13.125	13.125	49.125
-1G1	PC3-8500	_	_	_	_	1066	1066	800	667	13.125	13.125	50.625
-1G0	PC3-8500	_	_	_	_	1066	_	800	667	15	15	52.5
-80B	PC3-6400	_	_	_	_	_	_	800	667	15	15	52.5

Table 2: Addressing

Parameter	2GB	4GB	8GB
Refresh count	8K	8K	8K
Row address	16K A[13:0]	32K A[14:0]	64K A[15:0]
Device bank address	8 BA[2:0]	8 BA[2:0]	8 BA[2:0]
Device configuration	1Gb (128 Meg x 8)	2Gb (256 Meg x 8)	4Gb (512 Meg x 8)
Column address	1K A[9:0]	1K A[9:0]	1K A[9:0]
Module rank address	2 S#[1:0]	2 S#[1:0]	2 S#[1:0]

Table 3: Part Numbers and Timing Parameters - 2GB Modules

Base device: MT41J128M8, 1 1Gb DDR3 SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT18JSF25672AZ-1G4	2GB	256 Meg x 72	10.6 GB/s	1.5ns/1333 MT/s	9-9-9

Table 4: Part Numbers and Timing Parameters – 4GB Modules

Base device: MT41J256M8¹ 2Gb DDR3 SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)
MT18JSF51272AZ-1G9	4GB	512 Meg x 72	14.9 GB/s	1.07ns/1866 MT/s	13-13-13
MT18JSF51272AZ-1G6	4GB	512 Meg x 72	12.8 GB/s	1.25ns/1600 MT/s	11-11-11
MT18JSF51272AZ-1G4	4GB	512 Meg x 72	10.6 GB/s	1.5ns/1333 MT/s	9-9-9

Table 5: Part Numbers and Timing Parameters - 8GB Modules

Base device: MT41J512M8, or MT41K512M8¹ 4Gb DDR3, or DDR3L SDRAM

Part Number ²	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- ^t RCD- ^t RP)	
MT18JSF1G72AZ-1G9	8GB	1 Gig x 72	14.9 GB/s	1.07ns/1866 MT/s	13-13-13	
MT18JSF1G72AZ-1G6	8GB	1 Gig x 72	12.8 GB/s	1.25ns/1600 MT/s	11-11-11	

Notes: 1. The data sheet for the base device can be found on Micron's web site.

2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MT18JSF1G72AZ-1G9P1.



Pin Assignments

Table 6: Pin Assignments

	240-Pin DDR3 UDIMM Front							240-Pin DDR3 UDIMM Back							
Pin	Pin Symbol Pin Symbol Pin Symbol Pin Symbol							Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V _{REFDQ}	31	DQ25	61	A2	91	DQ41	121	V _{SS}	151	V _{SS}	181	A1	211	V _{SS}
2	V _{SS}	32	V _{SS}	62	V_{DD}	92	V _{SS}	122	DQ4	152	DM3	182	V_{DD}	212	DM5
3	DQ0	33	DQS3#	63	CK1	93	DQS5#	123	DQ5	153	NC	183	V _{DD}	213	NC
4	DQ1	34	DQS3	64	CK1#	94	DQS5	124	V _{SS}	154	V _{SS}	184	CK0	214	V _{SS}
5	V _{SS}	35	V_{SS}	65	V_{DD}	95	V_{SS}	125	DM0	155	DQ30	185	CK0#	215	DQ46
6	DQS0#	36	DQ26	66	V_{DD}	96	DQ42	126	NC	156	DQ31	186	V_{DD}	216	DQ47
7	DQS0	37	DQ27	67	V_{REFCA}	97	DQ43	127	V_{SS}	157	V_{SS}	187	EVENT#	217	V_{SS}
8	V _{SS}	38	V_{SS}	68	NC	98	V_{SS}	128	DQ6	158	CB4	188	A0	218	DQ52
9	DQ2	39	CB0	69	V_{DD}	99	DQ48	129	DQ7	159	CB5	189	V_{DD}	219	DQ53
10	DQ3	40	CB1	70	A10	100	DQ49	130	V_{SS}	160	V_{SS}	190	BA1	220	V_{SS}
11	V_{SS}	41	V_{SS}	71	BA0	101	V_{SS}	131	DQ12	161	DM8	191	V_{DD}	221	DM6
12	DQ8	42	DQS8#	72	V_{DD}	102	DQS6#	132	DQ13	162	NC	192	RAS#	222	NC
13	DQ9	43	DQS8	73	WE#	103	DQS6	133	V_{SS}	163	V_{SS}	193	S0#	223	V_{SS}
14	V _{SS}	44	V_{SS}	74	CAS#	104	V_{SS}	134	DM1	164	CB6	194	V_{DD}	224	DQ54
15	DQS1#	45	CB2	75	V_{DD}	105	DQ50	135	NC	165	CB7	195	ODT0	225	DQ55
16	DQS1	46	CB3	76	S1#	106	DQ51	136	V_{SS}	166	V_{SS}	196	A13	226	V_{SS}
17	V_{SS}	47	V_{SS}	77	ODT1	107	V_{SS}	137	DQ14	167	NU	197	V_{DD}	227	DQ60
18	DQ10	48	NC	78	V_{DD}	108	DQ56	138	DQ15	168	RESET#	198	NC	228	DQ61
19	DQ11	49	NC	79	NC	109	DQ57	139	V_{SS}	169	CKE1	199	V_{SS}	229	V_{SS}
20	V_{SS}	50	CKE0	80	V_{SS}	110	V_{SS}	140	DQ20	170	V_{DD}	200	DQ36	230	DM7
21	DQ16	51	V_{DD}	81	DQ32	111	DQS7#	141	DQ21	171	NF/A15 ¹	201	DQ37	231	NC
22	DQ17	52	BA2	82	DQ33	112	DQS7	142	V_{SS}	172	NF/A14 ²	202	V_{SS}	232	V_{SS}
23	V _{SS}	53	NC	83	V_{SS}	113	V_{SS}	143	DM2	173	V_{DD}	203	DM4	233	DQ62
24	DQS2#	54	V_{DD}	84	DQS4#	114	DQ58	144	NC	174	A12	204	NC	234	DQ63
25	DQS2	55	A11	85	DQS4	115	DQ59	145	V_{SS}	175	A9	205	V_{SS}	235	V_{SS}
26	V _{SS}	56	A7	86	V_{SS}	116	V_{SS}	146	DQ22	176	V_{DD}	206	DQ38	236	V_{DDSPD}
27	DQ18	57	V_{DD}	87	DQ34	117	SA0	147	DQ23	177	A8	207	DQ39	237	SA1
28	DQ19	58	A5	88	DQ35	118	SCL	148	V_{SS}	178	A6	208	V_{SS}	238	SDA
29	V _{SS}	59	A4	89	V_{SS}	119	SA2	149	DQ28	179	V_{DD}	209	DQ44	239	V_{SS}
30	DQ24	60	V_{DD}	90	DQ40	120	V_{TT}	150	DQ29	180	А3	210	DQ45	240	V_{TT}

Notes: 1. Pin 171 is NF for 2GB and 4GB, A15 for 8GB.

2. Pin 172 is NF for 2GB, A14 for 4GB and 8GB.

2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM Pin Descriptions

Pin Descriptions

The pin description table below is a comprehensive list of all possible pins for all DDR3 modules. All pins listed may not be supported on this module. See Pin Assignments for information specific to this module.

Table 7: Pin Descriptions

Symbol	Туре	Description
Ax	Input	Address inputs: Provide the row address for ACTIVE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BAx) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. See the Pin Assignments Table for density-specific addressing information.
BAx	Input	Bank address inputs: Define the device bank to which an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command.
CKx, CKx#	Input	Clock: Differential clock inputs. All control, command, and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#.
CKEx	Input	Clock enable: Enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM.
DMx	Input	Data mask (x8 devices only): DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH, along with that input data, during a write access. Although DM pins are input-only, DM loading is designed to match that of the DQ and DQS pins.
ODTx	Input	On-die termination: Enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to the following pins: DQ, DQS, DQS#, DM, and CB. The ODT input will be ignored if disabled via the LOAD MODE command.
Par_In	Input	Parity input: Parity bit for Ax, RAS#, CAS#, and WE#.
RAS#, CAS#, WE#	Input	Command inputs: RAS#, CAS#, and WE# (along with S#) define the command being entered.
RESET#	Input (LVCMOS)	Reset: RESET# is an active LOW asychronous input that is connected to each DRAM and the registering clock driver. After RESET# goes HIGH, the DRAM must be reinitialized as though a normal power-up was executed.
Sx#	Input	Chip select: Enables (registered LOW) and disables (registered HIGH) the command decoder.
SAx	Input	Serial address inputs: Used to configure the temperature sensor/SPD EEPROM address range on the I ² C bus.
SCL	Input	Serial clock for temperature sensor/SPD EEPROM: Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I ² C bus.
СВх	I/O	Check bits: Used for system error detection and correction.
DQx	I/O	Data input/output: Bidirectional data bus.
DQSx, DQSx#	I/O	Data strobe: Differential data strobes. Output with read data; edge-aligned with read data; input with write data; center-aligned with write data.



2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM Pin Descriptions

Table 7: Pin Descriptions (Continued)

Symbol	Туре	Description
SDA	I/O	Serial data: Used to transfer addresses and data into and out of the temperature sensor/SPD EEPROM on the I ² C bus.
TDQSx, TDQSx#	Output	Redundant data strobe (x8 devices only): TDQS is enabled/disabled via the LOAD MODE command to the extended mode register (EMR). When TDQS is enabled, DM is disabled and TDQS and TDQS# provide termination resistance; otherwise, TDQS# are no function.
Err_Out#	Output (open drain)	Parity error output: Parity error found on the command and address bus.
EVENT#	Output (open drain)	Temperature event: The EVENT# pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded.
V _{DD}	Supply	Power supply: 1.5V ± 0.075 V. The component V_{DD} and V_{DDQ} are connected to the module V_{DD} .
V _{DDSPD}	Supply	Temperature sensor/SPD EEPROM power supply: 3.0-3.6V.
V _{REFCA}	Supply	Reference voltage: Control, command, and address V _{DD} /2.
V _{REFDQ}	Supply	Reference voltage: DQ, DM V _{DD} /2.
V _{SS}	Supply	Ground.
V _{TT}	Supply	Termination voltage: Used for control, command, and address V _{DD} /2.
NC	_	No connect: These pins are not connected on the module.
NF	_	No function: These pins are connected within the module, but provide no functionality.



DQ Map

Table 8: Component-to-Module DQ Map

U1 0 2 9 U2 0 10 1 5 123 1 13	18 132
1 5 122	132
1 5 123 1 1 13	
2 7 129 2 15	138
3 0 3 8	12
4 6 128 4 14	137
5 4 122 5 12	131
6 3 10 6 11	19
7 1 4 7 9	13
U3 0 18 27 U4 0 26	36
1 21 141 1 29	150
2 23 147 2 31	156
3 6 21 3 24	30
4 22 146 4 30	155
5 20 140 5 28	149
6 19 28 6 27	37
7 17 22 7 25	31
U5 0 CB2 45 U6 0 34	87
1 CB5 159 1 37	201
2 CB7 165 2 39	207
3 CBO 39 3 33	82
4 CB6 164 4 38	206
5 CB4 158 5 36	200
6 CB3 46 6 35	88
7 CB1 40 7 32	81
U7 0 42 96 U8 0 50	105
1 45 210 1 53	219
2 47 216 2 55	225
3 41 91 3 49	100
4 46 215 4 54	224
5 44 209 5 52	218
6 43 97 6 51	106
7 40 90 7 48	99
U9 0 58 114 U11 0 61	228
1 61 228 1 58	114
2 63 234 2 57	109
3 57 109 3 63	234
4 62 233 4 56	108
5 60 227 5 59	115
6 59 115 6 60	227
7 56 108 7 62	233

2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM DQ Map


Table 8: Component-to-Module DQ Map (Continued)

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U12	0	53	219	U13	0	45	210
	1	50	105		1	42	96
	2	49	100		2	41	91
	3	55	225		3	47	216
	4	48	99		4	40	90
	5	51	106		5	43	97
	6	52	218		6	44	209
	7	54	224		7	46	215
U14	0	37	201	U15	0	CB5	159
	1	34	87		1	CB2	45
	2	33	82		2	CB0	39
	3	39	207		3	CB7	165
	4	32	81		4	CB1	40
	5	35	88		5	CB3	46
	6	36	200		6	CB4	158
	7	38	206		7	CB6	164
U16	0	29	150	U17	0	21	141
	1	26	36		1	18	27
	2	24	30		2	16	21
	3	31	156		3	23	147
	4	25	31		4	17	22
	5	27	37		5	19	28
	6	28	149		6	20	140
	7	30	155		7	22	146
U18	0	13	132	U19	0	5	123
	1	10	18		1	2	9
	2	8	12		2	0	3
	3	15	138		3	7	129
	4	9	13		4	1	4
	5	11	19		5	3	10
	6	12	131		6	4	122
	7	14	137		7	6	128



Functional Block Diagram

Figure 3: Functional Block Diagram



Note: 1. The ZQ ball on each DDR3 component is connected to an external $240\Omega \pm 1\%$ resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.



2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM General Description

General Description

DDR3 SDRAM modules are high-speed, CMOS dynamic random access memory modules that use internally configured 8-bank DDR3 SDRAM devices. DDR3 SDRAM modules use DDR architecture to achieve high-speed operation. DDR3 architecture is essentially an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR3 SDRAM module effectively consists of a single 8*n*-bit-wide, one-clock-cycle data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR3 modules use two sets of differential signals: DQS, DQS# to capture data and CK and CK# to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals.

Fly-By Topology

DDR3 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can be easily accounted for by using the write-leveling feature of DDR3.

Temperature Sensor with Serial Presence-Detect EEPROM

Thermal Sensor Operations

The temperature from the integrated thermal sensor is monitored and converts into a digital word via the I²C bus. System designers can use the user-programmable registers to create a custom temperature-sensing solution based on system requirements. Programming and configuration details comply with JEDEC standard No. 21-C page 4.7-1, "Definition of the TSE2002av, Serial Presence Detect with Temperature Sensor."

Serial Presence-Detect EEPROM Operation

DDR3 SDRAM modules incorporate serial presence-detect. The SPD data is stored in a 256-byte EEPROM. The first 128 bytes are programmed by Micron to comply with JEDEC standard JC-45, "Appendix X: Serial Presence Detect (SPD) for DDR3 SDRAM Modules." These bytes identify module-specific timing parameters, configuration information, and physical attributes. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device occur via a standard $\rm I^2C$ bus using the DIMM's SCL (clock) SDA (data), and SA (address) pins. Write protect (WP) is connected to $\rm V_{SS}$, permanently disabling hardware write protection. For further information refer to Micron technical note TN-04-42, "Memory Module Serial Presence-Detect."

2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM Electrical Specifications

Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 9: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units
V _{DD}	V_{DD} supply voltage relative to V_{SS}	-0.4	1.975	V
V _{IN} , V _{OUT}	Voltage on any pin relative to V _{SS}	-0.4	1.975	V

Table 10: Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units	Notes
V _{DD}	V _{DD} supply voltage		1.425	1.5	1.575	V	
I _{VTT}	Termination reference current from V _{TT}		-600	-	600	mA	
V _{TT}	Termination reference voltage (DC) – command/address bus		0.49 × V _{DD} - 20mV	0.5 × V _{DD}	0.51 × V _{DD} + 20mV	V	1
I _I	Input leakage current; Any input $0V \le V_{IN} \le V_{DD}$; V_{REF} input $0V \le V_{IN} \le 0.95V$ (All other pins not under	Address in- puts, RAS#, CAS#, WE#, BA	- 36	0 36	36	μА	
	test = 0V)	S#, CKE, ODT, CK, CK#	-18	0	18		
		DM	-4	0	4		
I _{OZ}	Output leakage current; $0V \le V_{OUT} \le V_{DDQ}$; DQ and ODT are disabled; ODT is HIGH	DQ, DQS, DQS#	-10	0	10	μА	
I _{VREF}	V_{REF} supply leakage current; $V_{REFDQ} = V_{DD}/2$ or $V_{REFCA} = V_{DD}/2$ (All other pins not under test = 0V)		-18	0	18	μА	
T _A	Module ambient operating temperature	Commercial	0	_	70	°C	2, 3
T _C	DDR3 SDRAM component case operating temperature	Commercial	0	-	95	°C	2, 3, 4

Notes

- 1. V_{TT} termination voltage in excess of the stated limit will adversely affect the command and address signals' voltage margin and will reduce timing margins.
- 2. T_A and T_C are simultaneous requirements.
- 3. For further information, refer to technical note TN-00-08: "Thermal Applications," available on Micron's web site.
- 4. The refresh rate is required to double when 85° C < $T_{C} \le 95^{\circ}$ C.

2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM DRAM Operating Conditions

DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR3 component data sheets. Component specifications are available at micron.com. Module speed grades correlate with component speed grades, as shown below.

Table 11: Module and Component Speed Grades

DDR3 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade		
-2G1	-093		
-1G9	-107		
-1G6	-125		
-1G4	-15E		
-1G1	-187E		
-1G0	-187		
-80C	-25E		
-80B	-25		

Design Considerations

Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

Power

Operating voltages are specified at the DRAM, not at the edge connector of the module. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



I_{DD} Specifications

Table 12: DDR3 I_{DD} Specifications and Conditions – 2GB (Die Revision J)

Values are for the MT41J128M8 DDR3 SDRAM only and are computed from values specified in the 1Gb (128 Meg x 8) component data sheet

Parameter	Symbol	1333	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} 1	477	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} ¹	594	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	216	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	270	mA
Precharge quiet standby current	I _{DD2Q} ²	396	mA
Precharge standby current	I _{DD2N} ²	414	mA
Precharge standby ODT current	I _{DD2NT} 1	396	mA
Active power-down current	I _{DD3P} ²	306	mA
Active standby current	I _{DD3N} ²	594	mA
Burst read operating current	I _{DD4R} 1	900	mA
Burst write operating current	I _{DD4W} 1	927	mA
Refresh current	I _{DD5B} 1	1548	mA
Self refresh temperature current: MAX T _C = 85°C	I _{DD6} ²	216	mA
Self refresh temperature current (SRT-enabled): MAX T _C = 95°C	I _{DD6ET} ²	270	mA
All banks interleaved read current	I _{DD7} 1	1521	mA
Reset current	I _{DD8} ²	252	mA

Notes: 1. One module rank in the active I_{DD} ; the other rank in I_{DD2P0} (slow exit).

2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM I_{DD} Specifications

Table 13: DDR3 I_{DD} Specifications and Conditions – 4GB (Die Revision K)

Values are for the MT41J256M8 DDR3 SDRAM only and are computed from values specified in the 2Gb (256 Meg x 8) component data sheet

Parameter	Symbol	1866	1600	1333	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} ¹	495	486	477	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} ¹	630	612	594	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	216	216	216	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	270	270	270	mA
Precharge quiet standby current	I _{DD2Q} ²	396	396	396	mA
Precharge standby current	I _{DD2N} ²	414	414	414	mA
Precharge standby ODT current	I _{DD2NT} 1	432	414	396	mA
Active power-down current	I _{DD3P} ²	396	396	396	mA
Active standby current	I _{DD3N} ²	666	630	594	mA
Burst read operating current	I _{DD4R} 1	1098	1008	900	mA
Burst write operating current	I _{DD4W} 1	1134	1035	927	mA
Refresh current	I _{DD5B} 1	1764	1746	1737	mA
Self refresh temperature current: MAX $T_C = 85^{\circ}C$	I _{DD6} ²	216	216	216	mA
Self refresh temperature current (SRT-enabled): MAX $T_C = 95^{\circ}C$	I _{DD6ET} ²	243	243	243	mA
All banks interleaved read current	I _{DD7} ¹	1647	1575	1521	mA
Reset current	I _{DD8} ²	234	234	234	mA

Notes: 1. One module rank in the active I_{DD} ; the other rank in I_{DD2P0} (slow exit).

2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM I_{DD} Specifications

Table 14: DDR3 I_{DD} Specifications and Conditions – 8GB (Die Revision E)

Values are for the MT41J512M8 DDR3 SDRAM only and are computed from values specified in the 4Gb (512 Meg x 8) component data sheet

Parameter	Symbol	1866	1600	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} 1	720	657	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} 1	792	756	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	324	324	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	666	576	mA
Precharge quiet standby current	I _{DD2Q} ²	630	576	mA
Precharge standby current	I _{DD2N} ²	630	576	mA
Precharge standby ODT current	I _{DD2NT} 1	540	513	mA
Active power-down current	I _{DD3P} ²	738	684	mA
Active standby current	I _{DD3N} ²	738	684	mA
Burst read operating current	I _{DD4R} 1	1728	1575	mA
Burst write operating current	I _{DD4W} 1	1431	1287	mA
Refresh current	I _{DD5B} 1	2340	2277	mA
Self refresh temperature current: MAX T _C = 85°C	I _{DD6} ²	360	360	mA
Self refresh temperature current (SRT-enabled): MAX T _C = 95°C	I _{DD6ET} ²	450	450	mA
All banks interleaved read current	I _{DD7} 1	2421	2142	mA
Reset current	I _{DD8} ²	360	360	mA

Notes: 1. One module rank in the active I_{DD}; the other rank in I_{DD2P0} (slow exit).

2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM I_{DD} Specifications

Table 15: DDR3 I_{DD} Specifications and Conditions – 8GB (Die Revision P)

Values are for the MT41K512M8 DDR3L 1.35V SDRAM only and are computed from values specified in the 4Gb (512 Meg x 8) component data sheet

Parameter	Symbol	1866	Units
Operating current 0: One bank ACTIVATE-to-PRECHARGE	I _{DD0} ¹	360	mA
Operating current 1: One bank ACTIVATE-to-READ-to-PRECHARGE	I _{DD1} 1	495	mA
Precharge power-down current: Slow exit	I _{DD2P0} ²	198	mA
Precharge power-down current: Fast exit	I _{DD2P1} ²	198	mA
Precharge quiet standby current	I _{DD2Q} ²	270	mA
Precharge standby current	I _{DD2N} ²	306	mA
Precharge standby ODT current	I _{DD2NT} 1	297	mA
Active power-down current	I _{DD3P} ²	270	mA
Active standby current	I _{DD3N} ²	378	mA
Burst read operating current	I _{DD4R} 1	1017	mA
Burst write operating current	I _{DD4W} 1	1116	mA
Refresh current	I _{DD5B} 1	1467	mA
Self refresh temperature current: MAX T _C = 85°C	I _{DD6} ²	270	mA
Self refresh temperature current (SRT-enabled): MAX T _C = 95°C	I _{DD6ET} ²	414	mA
All banks interleaved read current	I _{DD7} ¹	1413	mA
Reset current	I _{DD8} ²	234	mA

Notes: 1. One module rank in the active I_{DD}; the other rank in I_{DD2P0} (slow exit).

2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM Temperature Sensor with Serial Presence-Detect EEPROM

Temperature Sensor with Serial Presence-Detect EEPROM

The temperature sensor continuously monitors the module's temperature and can be read back at any time over the I^2C bus shared with the SPD EEPROM. Refer to JEDEC standard No. 21-C page 4.7-1, "Definition of the TSE2002av, Serial Presence Detect with Temperature Sensor."

Serial Presence-Detect

For the latest SPD data, refer to Micron's SPD page: micron.com/SPD.

Table 16: Temperature Sensor with SPD EEPROM Operating Conditions

Parameter/Condition	Symbol	Min	Max	Units
Supply voltage	V _{DDSPD}	3.0	3.6	V
Supply current: V _{DD} = 3.3V	I _{DD}	_	2.0	mA
Input high voltage: Logic 1; SCL, SDA	V _{IH}	V _{DDSPD} x 0.7	V _{DDSPD} + 1	V
Input low voltage: Logic 0; SCL, SDA	V _{IL}	-0.5	V _{DDSPD} x 0.3	V
Output low voltage: I _{OUT} = 2.1mA	V _{OL}	_	0.4	V
Input current	I _{IN}	-5.0	5.0	μΑ
Temperature sensing range	_	-40	125	°C
Temperature sensor accuracy (class B)	_	-1.0	1.0	°C

Table 17: Temperature Sensor and SPD EEPROM Serial Interface Timing

Parameter/Condition	Symbol	Min	Max	Units
Time bus must be free before a new transition can	^t BUF	4.7	_	μs
start				
SDA fall time	^t F	20	300	ns
SDA rise time	^t R	_	1000	ns
Data hold time	tHD:DAT	200	900	ns
Start condition hold time	^t H:STA	4.0	_	μs
Clock HIGH period	tHIGH	4.0	50	μs
Clock LOW period	^t LOW	4.7	_	μs
SCL clock frequency	^t SCL	10	100	kHz
Data setup time	tSU:DAT	250	_	ns
Start condition setup time	^t SU:STA	4.7	_	μs
Stop condition setup time	tSU:STO	4.0	_	μs



2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM Temperature Sensor with Serial Presence-Detect EEPROM

EVENT# Pin

The temperature sensor also adds the EVENT# pin (open-drain). Not used by the SPD EEPROM, EVENT# is a temperature sensor output used to flag critical events that can be set up in the sensor's configuration register.

EVENT# has three defined modes of operation: interrupt mode, compare mode, and critical temperature mode. Event thresholds are programmed in the 0x01 register using a hysteresis. The alarm window provides a comparison window, with upper and lower limits set in the alarm upper boundary register and the alarm lower boundary register, respectively. When the alarm window is enabled, EVENT# will trigger whenever the temperature is outside the MIN or MAX values set by the user.

The interrupt mode enables software to reset EVENT# after a critical temperature threshold has been detected. Threshold points are set in the configuration register by the user. This mode triggers the critical temperature limit and both the MIN and MAX of the temperature window.


The compare mode is similar to the interrupt mode, except EVENT# cannot be reset by the user and returns to the logic HIGH state only when the temperature falls below the programmed thresholds.

Critical temperature mode triggers EVENT# only when the temperature has exceeded the programmed critical trip point. When the critical trip point has been reached, the temperature sensor goes into comparator mode, and the critical EVENT# cannot be cleared through software.



Module Dimensions

Figure 4: 240-Pin DDR3 PCB 1126 UDIMM




Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

2. The dimensional diagram is for reference only.

2GB, 4GB, 8GB (x72, ECC, DR) 240-Pin DDR3 UDIMM Module Dimensions

Figure 5: 240-Pin DDR3 PCB 1561 UDIMM



Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.

2. The dimensional diagram is for reference only.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.