

# Systemy wbudowane laboratorium

Uniwersytet Zielonogórski Wydział Elektrotechniki, Informatyki i Telekomunikacji Instytut Informatyki i Elektroniki Zakład Inżynierii Komputerowej



# **LAB 3.**

# Adding Custom IP to an Embedded System





### Introduction

This lab guides you through the process of adding a custom peripheral to a processor system by using the Create and Import Peripheral Wizard.

# **Objectives**

After completing this lab, you will be able to:

- Create a custom peripheral
- Add the custom peripheral to your design
- Add pin location constraints
- Generate the bitstream and verify operation in hardware

# **Design Description**

You will extend the Lab 2 hardware design by creating and adding a PLB peripheral (refer to MYIP in Figure 1) to the system, and connecting it to the LCD on the Spartan-3E kit.




Figure 1. Design updated from previous lab


#### **Procedure**

This lab is separated into steps that consist of general overview statements that provide information on the detailed instructions that follow. Follow these detailed instructions to progress through the lab.

This lab comprises 5 primary steps: You will open the project, generate a peripheral templates, create the peripheral, connect the peripheral and, finally, verify the design in hardware.

**Note:** If you are unable to complete the lab at this time, you can download the original lab files for this module from the Xilinx University Program site at <a href="http://www.xilinx.com/university">http://www.xilinx.com/university</a>

### **General Flow for this Lab**



Step 5: Analyze Assembled Object Files and Verify in Hardware



## **Open the Project**

Step 1

- 1-1. Create a *lab3* folder and copy the contents of the *lab2* folder into the *lab3* folder. Open the project in XPS.
- **1-1-1.** If you wish to continue using the design that you created in *Lab 2*, create a *lab3* folder in the **D:\** directory and copy the contents from *lab2* to *lab3*.
- 1-1-2. Open XPS by clicking Start All Programs Xilinx Xilinx ISE Design Suite 13.2 EDK Xilinx Platform Studio.
- 1-1-3. Select Open a recent project, Click OK and browse to D:\lab3.
- **1-1-4.** Click **system.xmp** to open the project.

# **Generate a Peripheral Template**

Step 2

- 2-1. You will use the Create/Import Peripheral Wizard to create a PLB bus peripheral template.
- **2-1-1.** In XPS, select Hardware → Create or Import Peripheral to start the wizard.
- 2-1-2. Click Next to continue to the Create and Import Peripheral Wizard flow selection (Figure 2).




Figure 2. Create and Import User Peripheral Dialog Box

- 2-1-3. In the Select Flow panel, select Create templates for a new peripheral and click Next.
- 2-1-4. Click next with the default option To an XPS project selected (see Figure 3).




Figure 3. Repository or Project Dialog Box

**2-1-5.** Click **Next** and enter *Icd\_ip* in the Name field, leave the default version number of 1.00.a, click **Next** (see **Figure 4**).




Figure 4. Provide Core Name and Version Number



2-1-6. Select Processor Local Bus (PLB v4.6), and click Next.




Figure 5. Select the PLB bus

- 2-2. Continuing with the wizard, select User Logic S/W Register support. Select only one software accessible register of 32-bit width. Generate template driver files. Browse to the D:\lab3 directory and ensure the structure.
- 2-2-1. In the IPIF Services panel, deselect Include data phase timer and click Next.




Figure 6. IPIF Services Dialogue Box



**2-2-2.** Click **Next**, accepting the default data width, and no burst and cache line support. Click **Next** to accept default number of registers (one) (see **Figure 7**).




Figure 7. User SW Registers

**2-2-3.** Scroll through the **IP Interconnect (IPIC)** panel, which displays the default IPIC signals that are available for the user logic based on the previous selection (see **Figure 8**). Click **Next.** 




Figure 8. IP Interconnect (IPIC) Dialog Box



**2-2-4.** In the **(OPTIONAL) Peripheral Simulation Support** panel, leave **Generate BFM simulation platform** unchecked (see Figure 9), and click **Next**.




Figure 9. Peripheral Simulation Support Dialog Box

**2-2-5.** In the **(OPTIONAL)** Peripheral Implementation Options panel, click Generate template driver files to help you to implement software interface, leaving others unchecked (see Figure 10).




Figure 10. Peripheral Implementation Options Dialog Box



2-2-6. Click Next, and you will see the summary information panel (Figure 11).




Figure 11. Congratulations Dialog Box

- 2-2-7. Click Finish to close the wizard.
- **2-2-8.** Click on **IP Catalog** tab in XPS and observe that **Icd\_ip** is added to the **Project Local pcores** repository (**Figure 12**).




Figure 12. IP Catalog Updated Entry



The peripheral which you just added becomes part of the available cores list. Use Windows Explorer to browse to your project directory and ensure that the following structure has been created by the Create and Import Peripheral Wizard (**Figure 13**).




Figure 13. Structure Created by the Create and Import Peripheral Wizard

## **Create the Peripheral**

Step 3

3-1. Update the MPD file to include the lcd data output of the LCD controller peripheral so the port can be connected in XPS.

Add a port called "lcd" to the MPD file.

- 3-1-1. Open Icd\_ip\_v2\_1\_0.mpd in the pcores\ Icd\_ip\_v1\_00\_a\ data under Iab3 directory.
- **3-1-2.** Add following line before the **SPLB\_CIk** port under the **Ports** section:

PORT Icd="",dir=O,VEC=[0:6]

```
PARAMETER C SPLB CLK PERIOD PS = 10000, DT = INTEGER, BUS = PARAMETER C INCLUDE DPHASE TIMER = 0, DT = INTEGER, RANGE = PARAMETER C FAMILY = virtex6, DT = STRING

## Ports

PORT lcd = "", DIR = 0, VEC = [0:6]

PORT SPLB Clk = "", DIR = I, SIGIS = CLK, BUS = SPLB

PORT SPLB Rst = SPLB Rst, DIR = I, SIGIS = RST, BUS = SPLB
```

Figure 14. Update the MPD file for the LCD Controller Peripheral

- **3-1-3.** Save the file and close.
- 3-2. Create the LCD controller using the appropriate HDL template files generated from the Create/Import peripheral wizard: lcd\_ip.vhd and user\_logic.vhd. You can edit these files using a standard text editor.
- 3-2-1. Open Icd ip.vhd in the pcores\ Icd ip v1 00 a\hdl\ vhdl directory.
- 3-2-2. Add user port lcd of width 7 under USER ports added here token (see Figure 15).

```
C SPLB NATIVE DWIDTH
                                               : integer
: integer
                                                                               := 32;
                                                                               := 0;
54
                                                                              := 0;
5.5
                                                                               := 32:
56
57
                                                                               := 10000:
58
                                                                               := 0:
                                                                               := "virtex6"
59
60
            - DO NOT EDIT ABOVE THIS LINE -----
61
62
       port
63
64
        -- ADD USER PORTS BELOW THIS LINE -----
           --USER ports added here
65
                                                  : out std_logic_vector(0 to 6);
66
67
          -- ADD USER PORTS ABOVE THIS LINE ----
68
69
          -- DO NOT EDIT BELOW THIS LINE -----
70
          -- Bus protocol ports, do not add to or delete
71
                                           : in std logic:
72
        SPLB_RST
PLB_ABus
         SPLB Rst
                                                 : in std_logic;
                                               : in std logic vector(0 to 31);
: in std logic vector(0 to 31);
: in std_logic;
73
74

        PLB_UABus
        : in std_logic;

        PLB_PAValid
        : in std_logic;

        PLB_SAValid
        : in std_logic;

        PLB_rdPrim
        : in std_logic;

        PLB_wrPrim
        : in std_logic;

         PLB UABus
75
76
77
```

Figure 15. Add the User Port LCD



3-2-3. Search for next --USER and add port mapping statement, save the file and then close it.

```
USER LOGIC I : entity lcp ip v1 00 a.user logic
379
380
        generic map
381
        (
          -- MAP USER GENERICS BELOW THIS LINE ------
382
          --USER generics mapped here
383
          -- MAP USER GENERICS ABOVE THIS LINE ------
384
385
          C SLV DWIDTH
                                       => USER SLV DWIDTH,
386
          C_NUM_REG
                                       => USER NUM REG
387
        )
388
389
        port map
390
          -- MAP USER PORTS BELOW THIS LINE -----
391
392
           --HSER ports mapped here
                                      => 1cd,
         lcd
393
          -- MAP USER PORTS ABOVE THIS LINE -----
394
395
          Bus2IP Clk
                                       => ipif Bus2IP Clk,
396
          Bus2IP_Reset
                                       => ipif Bus2IP Reset,
397
```

Figure 16. Add Port Mapping Statement

**3-2-4.** Open **user\_logic.vhd** file from the *vhdl* directory and add **lcd** port definition in the USER Ports area.

```
93
       C SLV DWIDTH
                                 : integer
                                                     := 32;
94
       C NUM REG
                                 : integer
                                                     := 1
       -- DO NOT EDIT ABOVE THIS LINE -----
95
96
     );
97
      port
98
      -- ADD USER PORTS BELOW THIS LINE -----
99
       --USER ports added here
100
      lcd
101
                                   : out std_logic_vector(0 to 6);
        -- ADD USER PORTS ABOVE THIS LINE -----
102
103
       -- DO NOT EDIT BELOW THIS LINE -----
104
105
       -- Bus protocol ports, do not add to or delete
       Bus2IP_Clk : in std_logic;
106
       Bus2IP Reset
                                  : in std logic:
107
```

Figure 17. Add the Icd Port Definition

3-2-5. Search for next --USER and the enter the internal signal declaration according to the figure below

```
128
        architecture IMP of user logic is
129
130
            --USER signal declarations added here, as needed for user logic
131
132
           signal lcd i
                                                                      : std_logic_vector(0 to 6);
133
134
135
           -- Signals for user logic slave model s/w accessible register example
          signal slv_reg0 : std_logic_vector(0 to C_SLV_DWIDTH-1);
signal slv_reg_write_sel : std_logic_vector(0 to 0);
signal slv_reg_read_sel : std_logic_vector(0 to 0);
signal slv_ip2bus_data : std_logic_vector(0 to C_SLV_DWIDTH-1);
signal slv_read_ack : std_logic;
signal slv_write_ack : std_logic;
136
137
138
139
140
141
142
```

Figure 18. Internal Signal Declaration for the User Logic



**3-2-6.** Search for **-USER logic implementation** and add the following code or copy it from **lab3\_user\_logic.vhd** file located at to **W:\A.Bukowiec\zajecia\SW\source** directory.

```
144
    begin
145
       --USER logic implementation added here
146
147
       lcd PROC : process(Bus2IP Clk) is
       begin
148
         if Bus2IP Clk'event and Bus2IP Clk='1' then
149
            if Bus2IP Reset='1' then
150
        lcd i<=(others=>'0');
151
           else
152
              if Bus2IP WrCE(0)='1' then
153
           lcd_i<=Bus2IP_Data(25 to 31);</pre>
154
155
              end if:
           end if:
156
         end if:
157
158
       end process 1cd PROC;
       lcd<=lcd i;</pre>
159
160
```

Figure 19. Add Code

- 3-2-7. Save changes and close the user\_logic.vhd.
- **3-2-8.** Select **Project + Rescan User Repositories** to have the changes in effect.



- 4-1. Add and connect the LCD peripheral to the PLB bus in the System Assembly View. Make internal and external port connections. Assign an address range to it. Establish the LCD data port as external FPGA pins and assign the pin location constraints so the peripheral interfaces to the LCD display on the Spartan-3E Starter Kit.
- **4-1-1.** In **IP Catalog**, select **Icd\_ip** core, drag and drop it in the **System Assembly View** panel. Click OK to accept the default settings.
- **4-1-2.** Make sure that the **Bus Interfaces** filter is selected in the System Assembly View and click on the circle in the bus connection diagram to make bus connection (**Figure 20**).




Figure 20. Making Bus Connection

**4-1-3.** Select the **Ports** filter, and connect the **lcd** port of the **lcd\_ip\_0** instance as an external pin by selecting **Make External (Figure 21).** 




Figure 21. Assign the lcd\_0 Instance

4-1-4. Select Addresses filter and click the Generate Addresses button.

Your results should look similar to that below (as shown in Figure 22).



Figure 22. Generate Addresses

- 4-2. Modify the system.ucf file to assign external LCD controller connections to the proper FPGA pin locations.
- **4-2-1.** Open the **system.ucf** file by double-clicking the **UCF File: data\ system.ucf** entry under Project Files in the System tab.
- **4-2-2.** Open the to **W:\A.Bukowiec\zajecia\SW\source\lab3.ucf** file and copy the pin assignments into the ucf.

Figure 23. Adding UCF Constraints

4-2-3. Save and close the file.



### **Analyze Assembled ObjectFiles and Verify in Hardware**

Step 5

- 5-1. Add a software new software program. Use SDK to generate the configuration file and program the Spartan-3E Starter kit.
- 5-1-1. Start SDK by clicking Project Export Hardware Design to SDK.
- **5-1-2.** Click on **Export & Launch SDK** button with default settings and browse to **D:\lab3\SDK\SDK\_Export**.
- 5-1-3. In SDK, on Project Explorer tab, right-click on lab2.c file in Testapp -+ src and select delete.
- 5-1-4. Right click on src select import, then chose General —File System and add lab3.c file from the source folder.
- 5-1-5. Select TestApp, right-click and select Generate Linker Script.
- **5-1-6.** Target everything to **ilmb** and **dlmb** memories, set heap and stack to 400 bytes each, click **Generate** and click **Yes.**
- **5-1-7.** Connect the USB and RS-232 cables to the Spartan-3E Starter kit and power it up.
- **5-1-8.** Start a PuTTY with the following settings:
  - Baud rate: 115200
  - Data bits: 8
  - Parity: none
  - Stop bits: 1
  - Flow control: none
- 5-1-9. Select Xilinx Tools -+ Program FPGA in SDK (Figure 24).




Figure 24. Program FPGA dialog box



- 5-1-10. Click on drop-down button and select TestApp.elf file and click Program.
- 5-1-11. Note: A message displayed PuTTY as shown in Figure 25.

# LCD Test

### LCD Test Over

### Figure 25. Screen Shot after the BitStream Downloading

You should see LCD Test Over in the PuTTY window and "Welcome to the #1 Prof Workshop" on the LCD panel on the Spartan-3E Starter kit.



#### Task 1

Modify the **main** function of the **lab3.c** source file to display DIP Switch a Push Buttons Statuses in decimal format on the LCD panel. The whole message should looks:

DIP Sw Status: #XX
Push Btn Status: #YY

### Conclusion

The Create and Import Peripheral Wizard was used to create peripheral templates for the PLB bus. Logic was added to the templates to create an LCD interface peripheral. The peripheral was then integrated into an existing processor system and tested in hardware using a provided software application to display a message on the on-board LCD.

