

LAB 3.

Adding Custom IP to an Embedded System

Introduction

This lab guides you through the process of adding a custom peripheral to a processor system by using the Create and Import Peripheral Wizard.

Objectives

After completing this lab, you will be able to:

- Create a custom peripheral
- Add the custom peripheral to your design
- Add pin location constraints
- Generate the bitstream and verify operation in hardware

Design Description

You will extend the Lab 2 hardware design by creating and adding a PLB peripheral (refer to MYIP in Figure 1) to the system, and connecting it to the LCD on the Spartan-3E kit.




Figure 1. Design updated from previous lab


Procedure

This lab is separated into steps that consist of general overview statements that provide information on the detailed instructions that follow. Follow these detailed instructions to progress through the lab.

This lab comprises 5 primary steps: You will open the project, generate a peripheral templates, create the peripheral, connect the peripheral and, finally, verify the design in hardware.

Note: If you are unable to complete the lab at this time, you can download the original lab files for this module from the Xilinx University Program site at <http://www.xilinx.com/university>

General Flow for this Lab



Open the Project

Step 1

1-1. Create a *lab3* folder and copy the contents of the *lab2* folder into the *lab3* folder. Open the project in XPS.

1-1-1. If you wish to continue using the design that you created in *Lab 2*, create a *lab3* folder in the *D:* directory and copy the contents from *lab2* to *lab3*.

1-1-2. Open XPS by clicking **Start → All Programs → Xilinx → Xilinx ISE Design Suite 13.2 → EDK → Xilinx Platform Studio**.

1-1-3. Select **Open a recent project**, Click **OK** and browse to *D:\lab3*.

1-1-4. Click **system.xmp** to open the project.

Generate a Peripheral Template

Step 2

2-1. You will use the Create/Import Peripheral Wizard to create a PLB bus peripheral template.

2-1-1. In XPS, select **Hardware → Create or Import Peripheral** to start the wizard.

2-1-2. Click **Next** to continue to the Create and Import Peripheral Wizard flow selection (**Figure 2**).





Figure 2. Create and Import User Peripheral Dialog Box

2-1-3. In the **Select Flow** panel, select **Create templates for a new peripheral** and click **Next**.


2-1-4. Click **next** with the default option **To an XPS project** selected (see **Figure 3**).



The dialog box is titled "Create Peripheral" and has a sub-header "Repository or Project" with the instruction "Indicate where you want to store the new peripheral." Below this, a text block states: "A new peripheral can be stored in an EDK repository, or in an XPS project. When stored in XPS projects." There are two radio button options. The first is "To an EDK user repository (Any directory outside of your EDK installation path)" with an empty "Repository:" text field. The second is "To an XPS project", which is selected and highlighted with a red square. Below this is a "Project:" text field containing the path "C:\xup\embedded\labs\lab3".

Figure 3. Repository or Project Dialog Box

2-1-5. Click **Next** and enter **lcd_ip** in the Name field, leave the default version number of 1.00.a, click **Next** (see **Figure 4**).



The dialog box is titled "Create Peripheral" and has a sub-header "Name and Version" with the instruction "Indicate the name and version of your peripheral." Below this, a text block states: "Enter the name of the peripheral (upper case characters are not allowed). This name will be used as the top HDL design entity." There is a "Name:" text field containing "lcd_ip". Below it, the "Version:" is displayed as "1.00.a". There are three spin boxes for "Major revision:" (set to 1), "Minor revision:" (set to 00), and "Hardware/Software compatibility revision:" (set to a). At the bottom is a "Description:" text area.

Figure 4. Provide Core Name and Version Number

2-1-6. Select **Processor Local Bus (PLB v4.6)**, and click **Next**.




Figure 5. Select the PLB bus

2-2. Continuing with the wizard, select **User Logic S/W Register support**. Select **only one software accessible register of 32-bit width**. Generate template driver files. Browse to the D:\lab3 directory and ensure the structure.

2-2-1. In the IPIF Services panel, deselect **Include data phase timer** and click **Next**.




Figure 6. IPIF Services Dialogue Box

- 2-2-2.** Click **Next**, accepting the default data width, and no burst and cache line support. Click **Next** to accept default number of registers (one) (see **Figure 7**).




Figure 7. User SW Registers

- 2-2-3.** Scroll through the **IP Interconnect (IPIC)** panel, which displays the default IPIC signals that are available for the user logic based on the previous selection (see **Figure 8**). Click **Next**.




Figure 8. IP Interconnect (IPIC) Dialog Box

- 2-2-4. In the **(OPTIONAL) Peripheral Simulation Support** panel, leave **Generate BFM simulation platform** unchecked (see Figure 9), and click **Next**.




Figure 9. Peripheral Simulation Support Dialog Box

- 2-2-5. In the **(OPTIONAL) Peripheral Implementation Options** panel, click **Generate template driver files** to help you to implement software interface, leaving others unchecked (see Figure 10).




Figure 10. Peripheral Implementation Options Dialog Box

2-2-6. Click **Next**, and you will see the summary information panel (**Figure 11**).




Figure 11. Congratulations Dialog Box

2-2-7. Click **Finish** to close the wizard.

2-2-8. Click on **IP Catalog** tab in XPS and observe that **lcd_ip** is added to the **Project Local pcores** repository (**Figure 12**).




Figure 12. IP Catalog Updated Entry

The peripheral which you just added becomes part of the available cores list. Use Windows Explorer to browse to your project directory and ensure that the following structure has been created by the Create and Import Peripheral Wizard (**Figure 13**).




Figure 13. Structure Created by the Create and Import Peripheral Wizard

Create the Peripheral

Step 3

- 3-1. Update the MPD file to include the lcd data output of the LCD controller peripheral so the port can be connected in XPS.**

Add a port called "lcd" to the MPD file.

- 3-1-1.** Open `lcd_ip_v2_1_0.mpd` in the `pcores\lcd_ip_v1_00_a\data` under `lab3` directory.

- 3-1-2.** Add following line before the `SPLB_Clk` port under the **Ports** section:

PORT lcd="" ,dir=0,VEC=[0:6]

```

34  PARAMETER C_SPLB_CLK_PERIOD_PS = 10000, DT = INTEGER, BUS =
35  PARAMETER C_INCLUDE_DPHASE_TIMER = 0, DT = INTEGER, RANGE =
36  PARAMETER C_FAMILY = virtex6, DT = STRING
37
38  ## Ports
39  PORT lcd = "", DIR = 0, VEC = [0:6]
40  PORT SPLB_Clk = "", DIR = I, SIGIS = CLK, BUS = SPLB
41  PORT SPLB_Rst = SPLB_Rst, DIR = I, SIGIS = RST, BUS = SPLB

```

Figure 14. Update the MPD file for the LCD Controller Peripheral

- 3-1-3.** Save the file and close.

- 3-2. Create the LCD controller using the appropriate HDL template files generated from the Create/Import peripheral wizard: `lcd_ip.vhd` and `user_logic.vhd`. You can edit these files using a standard text editor.**

- 3-2-1.** Open `lcd_ip.vhd` in the `pcores\lcd_ip_v1_00_a\hdl\vhdl` directory.

- 3-2-2.** Add user port `lcd` of width 7 under **USER ports added here** token (see Figure 15).

```

53  C_SPLB_NATIVE_DWIDTH      : integer          := 32;
54  C_SPLB_P2P                 : integer          := 0;
55  C_SPLB_SUPPORT_BURSTS      : integer          := 0;
56  C_SPLB_SMALLEST_MASTER     : integer          := 32;
57  C_SPLB_CLK_PERIOD_PS      : integer          := 10000;
58  C_INCLUDE_DPHASE_TIMER     : integer          := 0;
59  C_FAMILY                   : string            := "virtex6"
60  -- DO NOT EDIT ABOVE THIS LINE -----
61  );
62  port
63  (
64      -- ADD USER PORTS BELOW THIS LINE -----
65      --USER ports added here
66      lcd : out std_logic_vector(0 to 6);
67      -- ADD USER PORTS ABOVE THIS LINE -----
68
69      -- DO NOT EDIT BELOW THIS LINE -----
70      -- Bus protocol ports, do not add to or delete
71      SPLB_Clk      : in  std_logic;
72      SPLB_Rst      : in  std_logic;
73      PLB_ABus      : in  std_logic_vector(0 to 31);
74      PLB_UABus     : in  std_logic_vector(0 to 31);
75      PLB_PValid    : in  std_logic;
76      PLB_SValid    : in  std_logic;
77      PLB_rdPrim    : in  std_logic;
78      PLB_wrPrim    : in  std_logic;

```

Figure 15. Add the User Port LCD

3-2-3. Search for next **--USER** and add port mapping statement, save the file and then close it.

```

379 USER_LOGIC_I : entity lcp_ip_v1_00_a.user_logic
380   generic map
381   (
382     -- MAP USER GENERICS BELOW THIS LINE -----
383     --USER generics mapped here
384     -- MAP USER GENERICS ABOVE THIS LINE -----
385
386     C_SLV_DWIDTH          => USER_SLV_DWIDTH,
387     C_NUM_REG             => USER_NUM_REG
388   )
389   port map
390   (
391     -- MAP USER PORTS BELOW THIS LINE -----
392     --USER ports mapped here
393     lcd                    => lcd,
394     -- MAP USER PORTS ABOVE THIS LINE -----
395
396     Bus2IP_Clk            => ipif_Bus2IP_Clk,
397     Bus2IP_Reset          => ipif_Bus2IP_Reset,

```

Figure 16. Add Port Mapping Statement

3-2-4. Open **user_logic.vhd** file from the **vhdl** directory and add **lcd** port definition in the USER Ports area.

```

93   C_SLV_DWIDTH          : integer          := 32;
94   C_NUM_REG             : integer          := 1;
95   -- DO NOT EDIT ABOVE THIS LINE -----
96 );
97 port
98 (
99   -- ADD USER PORTS BELOW THIS LINE -----
100  --USER ports added here
101  lcd                    : out std_logic_vector(0 to 6);
102  -- ADD USER PORTS ABOVE THIS LINE -----
103
104  -- DO NOT EDIT BELOW THIS LINE -----
105  -- Bus protocol ports, do not add to or delete
106  Bus2IP_Clk            : in  std_logic;
107  Bus2IP_Reset          : in  std_logic;

```

Figure 17. Add the lcd Port Definition

3-2-5. Search for next **--USER** and then enter the internal signal declaration according to the figure below

```

128 architecture IMP of user_logic is
129
130   --USER signal declarations added here, as needed for user logic
131   signal lcd_i           : std_logic_vector(0 to 6);
132
133   -----
134   -- Signals for user logic slave model s/w accessible register example
135   -----
136   signal slv_reg0        : std_logic_vector(0 to C_SLV_DWIDTH-1);
137   signal slv_reg_write_sel : std_logic_vector(0 to 0);
138   signal slv_reg_read_sel  : std_logic_vector(0 to 0);
139   signal slv_ip2bus_data   : std_logic_vector(0 to C_SLV_DWIDTH-1);
140   signal slv_read_ack      : std_logic;
141   signal slv_write_ack     : std_logic;
142
143

```

Figure 18. Internal Signal Declaration for the User Logic

- 3-2-6.** Search for **-USER logic implementation** and add the following code or copy it from **lab3_user_logic.vhd** file located at to **W:\A.Bukowiec\zajecia\SW\source** directory.

```
144 begin
145
146     --USER logic implementation added here
147     lcd_PROC : process(Bus2IP_Clk) is
148     begin
149         if Bus2IP_Clk'event and Bus2IP_Clk='1' then
150             if Bus2IP_Reset='1' then
151                 lcd_i<=(others=>'0');
152             else
153                 if Bus2IP_WrCE(0)='1' then
154                     lcd_i<=Bus2IP_Data(25 to 31);
155                 end if;
156             end if;
157         end if;
158     end process lcd_PROC;
159     lcd<=lcd_i;
160
```

Figure 19. Add Code

- 3-2-7.** Save changes and close the **user_logic.vhd**.
- 3-2-8.** Select **Project → Rescan User Repositories** to have the changes in effect.

Add and Connect the Peripheral

Step 4

4-1. Add and connect the LCD peripheral to the PLB bus in the System Assembly View. Make internal and external port connections. Assign an address range to it. Establish the LCD data port as external FPGA pins and assign the pin location constraints so the peripheral interfaces to the LCD display on the Spartan-3E Starter Kit.

4-1-1. In **IP Catalog**, select **lcd_ip** core, drag and drop it in the **System Assembly View** panel. Click OK to accept the default settings.

4-1-2. Make sure that the **Bus Interfaces** filter is selected in the System Assembly View and click on the circle in the bus connection diagram to make bus connection (**Figure 20**).




Figure 20. Making Bus Connection

4-1-3. Select the **Ports** filter, and connect the **lcd** port of the **lcd_ip_0** instance as an external pin by selecting **Make External** (**Figure 21**).





Figure 21. Assign the lcd_0 Instance

4-1-4. Select **Addresses** filter and click the **Generate Addresses** button.

Your results should look similar to that below (as shown in **Figure 22**).



Instance	Base Name	Base Address	High Address	Size
microblaze_0's Address Map				
dlimb_cntlr	C_BASEADDR	0x00000000	0x00001FFF	8K
ilmb_cntlr	C_BASEADDR	0x00000000	0x00001FFF	8K
LEDs_8Bit	C_BASEADDR	0x81400000	0x8140FFFF	64K
dip	C_BASEADDR	0x81420000	0x8142FFFF	64K
push	C_BASEADDR	0x81440000	0x8144FFFF	64K
RS232_DCE	C_BASEADDR	0x84000000	0x8400FFFF	64K
mdm_0	C_BASEADDR	0x84400000	0x8440FFFF	64K
DDR_SDRAM	C_MPMC_BASEA...	0x8C000000	0x8FFFFFFF	64M
lcd_ip_0	C_BASEADDR	0xCF400000	0xCF40FFFF	64K

Figure 22. Generate Addresses

4-2. Modify the system.ucf file to assign external LCD controller connections to the proper FPGA pin locations.

4-2-1. Open the **system.ucf** file by double-clicking the **UCF File: data\system.ucf** entry under Project Files in the System tab.

4-2-2. Open the **to W:\A.Bukowiec\zajecia\SW\source\lab3.ucf** file and copy the pin assignments into the ucf.

```

533 #-----
534 # IO Pad Location Constraints / Properties for Character LCD GPIO
535 #-----
536
537 NET lcd_ip_0_led_pin<0> LOC = M18 | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW; # LCD_E
538 NET lcd_ip_0_led_pin<1> LOC = L18 | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW; # LCD_RS
539 NET lcd_ip_0_led_pin<2> LOC = L17 | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW; # LCD_RW
540 NET lcd_ip_0_led_pin<3> LOC = M15 | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW; # LCD_DB7
541 NET lcd_ip_0_led_pin<4> LOC = P17 | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW; # LCD_DB6
542 NET lcd_ip_0_led_pin<5> LOC = R16 | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW; # LCD_DB5
543 NET lcd_ip_0_led_pin<6> LOC = R15 | IOSTANDARD = LVCMOS33 | DRIVE = 4 | SLEW = SLOW; # LCD_DB4

```

Figure 23. Adding UCF Constraints

4-2-3. Save and close the file.

Analyze Assembled ObjectFiles and Verify in Hardware

Step 5

5-1. Add a software new software program. Use SDK to generate the configuration file and program the Spartan-3E Starter kit.

5-1-1. Start SDK by clicking **Project → Export Hardware Design to SDK**.

5-1-2. Click on **Export & Launch SDK** button with default settings and browse to **D:\lab3\SDK\SDK_Export**.

5-1-3. In SDK, on **Project Explorer** tab, right-click on **lab2.c** file in **Testapp → src** and select **delete**.

5-1-4. Right click on **src** select **import**, then chose **General → File System** and add **lab3.c** file from the **source** folder.

5-1-5. Select **TestApp**, right-click and select **Generate Linker Script**.

5-1-6. Target everything to **ilmb** and **dlmb** memories, set heap and stack to 400 bytes each, click **Generate** and click **Yes**.

5-1-7. Connect the USB and RS-232 cables to the Spartan-3E Starter kit and power it up.

5-1-8. Start a PuTTY with the following settings:

- Baud rate: 115200
- Data bits: 8
- Parity: none
- Stop bits: 1
- Flow control: none

5-1-9. Select **Xilinx Tools → Program FPGA** in SDK (**Figure 24**).




Figure 24. Program FPGA dialog box

5-1-10. Click on **drop-down** button and select **TestApp.elf** file and click **Program**.

5-1-11. Note: A message displayed PuTTY as shown in **Figure 25**.

```
LCD Test
=====
```

```
LCD Test Over
```

Figure 25. Screen Shot after the BitStream Downloading

You should see LCD Test Over in the PuTTY window and “Welcome to the #1 Prof Workshop” on the LCD panel on the Spartan-3E Starter kit.



Task 1

Modify the **main** function of the **lab3.c** source file to display DIP Switch a Push Buttons Statuses in decimal format on the LCD panel. The whole message should looks:

```
DIP Sw Status: #XX
Push Btn Status: #YY
```

Conclusion

The Create and Import Peripheral Wizard was used to create peripheral templates for the PLB bus. Logic was added to the templates to create an LCD interface peripheral. The peripheral was then integrated into an existing processor system and tested in hardware using a provided software application to display a message on the on-board LCD.