


数字系统II实验

类MIPS单周期微处理器设计



实验目的

- 了解微处理器的基本结构
- 掌握哈佛结构的计算机工作原理
- 学会设计简单的微处理器
- 了解软件控制硬件工作的基本原理






实验任务(第6、7章内容)

- · 利用HDL语言,基于Xilinx FPGA nexys4实验平台,设计一个能够执行以下MIPS指令集的单周期类MIPS处理器,要求完成所有支持指令的功能仿真,验证指令执行的正确性,要求编写汇编程序将本人学号的ASCII码存入RAM的连续内存区域
 - 支持基本的内存操作如lw, sw指令
 - 支持基本的算术逻辑运算如add, sub, and, or, slt, andi指令
 - 支持基本的程序控制如beq, j指令


时间安排

- 课内
 - 两次课
- 课外
 - 两周时间内自行添加






基本原理




MIPS处理器基本架构







Datapath 单元电路设计















CPU控制器 和 ALU 单元电路设计








ISE新建工程













新建存储器模块











COE文件制作

| | | 列(1 | L) 宏(M) 脚本(I) | 高级(A) & |
|--|---|--------------|-------------------------|---------|
| | | | 列模式(<u>C</u>) | Alt+C |
| ect\lab1\test.asm ▼ _ | B / U = = = = | | 插入/填充列(]) | |
| <u></u> | 9 | | 删除列(<u>D</u>) | Ī |
| 1 [00400000] 8fa40000 2 [00400004] 27a50004 | addiu \$5, \$29, 4 ; ; | X | 剪切列(<u>U</u>) | |
| 3 [00400008] 24±60004 4 [0040000c] 00041080 | sll \$2, \$4, 2 ; : | 1 2 | 插入数字(<u>N</u>) | |
| 5 [00400010] 00c23021 6 [00400014] 0c100009 | addu \$6, \$6, \$2 ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; | ĪΣ | 列/选区求和(<u>S</u>) | |
| 7 [00400018] 00000000 8 [0040001c] 3402000a | nop ori \$2, \$0, 10 | 噩 | 转为固定列宽(<u>X</u>) | |
| 9 [00400020] 0000000c 10 [00400024] 00432020 11 [00400028] 8c440004 | | 至重 | 转为字符分隔(<u>D</u>) | |
| 12 [00400026] 86440004 12 [0040002c] 86420008 13 [00400030] 00831022 | 1w \$4, 4(\$2) ; 3 sw \$2, 8(\$2) ; 4 sub \$2, \$4, \$3 ; 5 | | | |
| 14 [00400034] 00831025 15 [00400038] 00831024 | or \$2, \$4, \$3 ; 6 and \$2, \$4, \$3 ; 7 | | 居中(<u>C</u>) | |
| 16 [0040003c] 0083102a 17 [00400040] 10830002 | slt \$2, \$4, \$3 beq \$4, \$3, 8 [exit-0x004000 | | 右对齐(<u>R</u>) | |
| 18 [00400044] 08100009 19 [00400048] 8a620000 | j 0x00400024 [main] ; ; | l0: <u>:</u> | j main Lw \$2,0(\$3) | |
| [0040004c] 08100009 | | | j main | |


- · 因此需将0x08100009 修改为 0x08000000.



COE文件结构


- 1 MEMORY_INITIALIZATION_RADIX=16;
- 2 MEMORY_INITIALIZATION_VECTOR=
- 3 00432020,
- 4 8c440004,
- 5 ac420008,
- 6 00831022,
- 7 00831025,
- 8 00831024,
- 9 0083102a,
- 10 10830002.
- 11 08000000,
- 12 8c620000,
- 13 08000000,






RAM模块与ROM模块类似

方法








符号扩展以及寄存器组

·采用veriloa实现



```
reg [31:0] regs [0:31];
assign RsData = (RsAddr == 5'b0) ? 32'b0 : regs[RsAddr];
assign RtData = (RtAddr == 5'b0) ? 32'b0 : regs[RtAddr];
integer i;
always @ (posedge clk)
begin
   if (!reset)
      begin
      if (regWriteEn==1)
         begin
         regs[regWriteAddr]=regWriteData;
         end
      end
   else
      begin
         for(i=0;i<32;i=i+1)
            regs[i]=0;
      end
   end
```

控制器模块

```
21 module ctr(
       input [5:0] opCode,
22
23
       output regDst.
       output aluSrc,
24
       output memToReg,
25
26
       output regWrite,
27
       output memRead,
28
       output memWrite,
       output branch,
29
       output [1:0] aluop,
30
31
       output jmp
       );
32
33
    endmodule
```

```
reg regDst;
34
        reg aluSrc;
35
        reg memToReg;
36
37
        reg regWrite;
        reg memRead;
38
        reg memwrite;
39
        reg branch;
40
        reg [1:0] aluop;
41
42
        reg jmp;
    always @ (opcode)
43
44
    begin
    case (opcode)
       6'b000010://imp
46
47
       begin
           regDst=0;
48
         aluSrc=0:
49
50
        memToReg=0;
         regWrite=0;
51
         memRead=0:
52
53
         memwrite=0:
         branch=0:
54
         aluop=2'b00;
55
56
         jmp=1;
         end
57
```

| 指令 | Re | Ju | Bra | MemToReg | ALUS | RegWrit | MemWrite | MemRead | ALUOp | ALUOp |
|-----|------|----|-----|--------------|------|---------|---------------|------------|-------|-------|
| | gDst | mp | nch | Wieiiii okeg | rc | е | IVICITIVVITCE | Wiellineau | 1 | 0 |
| R型 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| lw | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| SW | Х | 0 | 0 | Х | 1 | 0 | 1 | 0 | 0 | 0 |
| beq | Х | 0 | 1 | Х | 0 | 0 | 0 | 0 | 0 | 1 |
| j | Х | 1 | 0 | Х | Х | 0 | 0 | 0 | Х | Х |

ALU控制器

| 指令 | 2位操作码 | 指令功能 | 6位功能码 | ALU的运算 | ALU的控制信号 |
|------|-------|------|--------|--------|----------|
| LW | 00 | 取字 | XXXXXX | 加 | 0010 |
| SW | 00 | 存字 | XXXXXX | 加 | 0010 |
| BEQ | 01 | 相等跳转 | XXXXXX | 减 | 0110 |
| R型指令 | 10 | 加 | 100000 | 加 | 0010 |
| R型指令 | 10 | 减 | 100010 | 减 | 0110 |
| R型指令 | 10 | 与 | 100100 | 与 | 0000 |
| R型指令 | 10 | 或 | 100101 | 或 | 0001 |
| R型指令 | 10 | 小于设置 | 101010 | 小于设置 | 0111 |

```
module aluctr(
    input [1:0] ALUOp,
    input [5:0] funct,
    output [3:0] ALUCtr
    );
reg[3:0] ALUCtr;
always @ (ALUOp or funct)
casex({ALUOp,funct})
   8'b00xxxxxx: ALUCtr=4'b0010;
   8'bx1xxxxxx: ALUCtr=4'b0110;
   8'b1xxx0000: ALUCtr=4'b0010;
   8'b1xxx0010: ALUCtr=4'b0110;
   8'b1xxx0100: ALUCtr=4'b0000;
   8'b1xxx0101: ALUCtr=4'b0001;
   8'b1xxx1010: ALUCtr=4'b0111;
   endcase
endmodule
```



ALU

| 输入信号 | 操作类型 |
|------|------|
| 0000 | 与 |
| 0001 | 或 |
| 0010 | 加 |
| 0110 | 减 |
| 0111 | 小于设置 |



```
reg zero;
reg[31:0] aluRes;
always @(input1 or input2 or aluCtr)
begin
   case (aluCtr)
      4'b0110:
         begin
            aluRes=input1-input2;
               if (aluRes==0)
                   zero=1;
                   else
                   zero=0;
            end
      4'b0010:
         aluRes=input1+input2;
      4'b0000:
         aluRes=input1 & input2;
      4'b0001:
         aluRes=input1 | input2;
      4'b1100:
         aluRes= ~(input1 | input2);
      4'b0111:
         begin
            if(input1<input2)</pre>
               aluRes = 1;
         end
      default:
         aluRes = 0;
   endcase
end
endmodule
```


顶层

- 实现各个模块之间的连接
- 实例化各个模块

```
reg[31:0] pc;
wire choose4;
wire[31:0] expand2,add4,mux2,mux3,mux4,mux5,address,jmpaddr,inst;
wire[4:0] mux1;
//wire for controller
wire reg dst, jmp, branch, memread, memwrite, memtoreg;
wire[1:0] aluop;
wire alu src, regwrite;
//wire for aluunit
wire zero;
wire[31:0] aluRes;
//wire for aluctr
wire[3:0] aluCtr;
//wire for memory
wire[31:0] memreaddata;//memory data
                                                  ctr mainctr(
//wire for register
                                                       .opCode(inst[31:26]),
wire[31:0] RsData, RtData; // regfile data
                                                       .regDst(reg dst),
//wireforext
                                                       .aluSrc(alu src),
wire[31:0] expand;
                                                       .memToReg(memtoreg),
wire clkout:
                                                       .regWrite(regwrite),
                                                       .memRead (memread) ,
                                                       .memWrite(memwrite),
                                                       .branch (branch),
                                                       .aluop(aluop),
```

.jmp(jmp));






程序计数器PC

- 单周期
 - 执行指令时不能取指令
 - 取指令由ROM输出决定
 - 执行指令包括改变PC的值等等
 - 因此改变PC的值与从ROM读取指令不能同时进行,这里采用时钟的两个不同边沿实现
 - 一个采用上升沿
 - 一个采用下降沿

执行指令时PC的值才进行改变

```
always @(negedge clkin)
   begin
      if(!reset) begin
         pc=mux5;
         add4=pc+4;
         end
         else
            begin
                pc=32'b0;
                add4=32'h4;
                end
   end
```




其他

```
assign mux1=reg dst?inst[15:11]:inst[20:16];
assign mux2=alu src?expand:RtData;
assign mux3=memtoreg?memreaddata:aluRes;
assign mux4=choose4?address:add4;
assign mux5=jmp?jmpaddr:mux4;
assign choose4=branch&zero;
assign expand2=expand << 2;
assign jmpaddr={add4[31:28],inst[25:0],2'b00};
assign address=pc+expand2;
                                                          mluk3₽
                               指令[20:16]
                                       寄存器组
                                                   数据总线数据总线
                                                    加加总线
                              地址总线
                                                     数据存储器
                         mux1₽
                              指今存储器
                                              ALU控
                                       RegWrite
                                    RegDst
                                指令[31:26]
                                          MemWrite
                                                             mux2⊬
```

MemRead Branch


仿真

- 子模块仿真
- 顶层仿真
- 仿真激励文件
 - 模拟产生外部输入信号






新建激励文件




选择相应的模块




```
52 integer i;
       initial begin
53
         // Initialize Inputs
54
          RsAddr = 0;
55
56
          RtAddr = 0:
57
          clk = 0:
          reset = 0;
58
          regWriteAddr = 0;
59
          regWriteData = 0;
60
          regWriteEn = 0;
61
62
          // Wait 100 ns for global reset to finish
63
          #100;
64
          // Add stimulus here
65
          regWriteData =32'h55aaaa55;
66
67
          regWriteEn=1;
68
          reset=1;
69
         #100:
          reset=0;
70
71
       end
72
      parameter PERIOD = 20;
       always begin
73
          clk = 1'b0;
74
          #(PERIOD/2) clk = 1'b1;
75
          #(PERIOD/2);
76
77
       end
       always begin
78
       for (i = 31; i >= 1; i=i-1) begin
79
80
          regWriteAddr=i;
81
          RsAddr=i;
           #PERIOD;
82
83
       end
84
       end
   endmodule
```



运行仿真,观察输出波形或数据







顶层仿真




X1: 4,760.907 ns

添加ANDI指令,实现赋值

· andi指令既不是R型指令,也不是lw, sw, beq指令,因此可以采用11作为其 对ALU 2位操作码的编码。

| 指令 | ALUOp1 | ALUOp0 |
|-----|--------|--------|
| R型 | 1 | 0 |
| lw | 0 | 0 |
| SW | 0 | 0 |
| beq | 0 | 1 |
| j | Χ | X |

| 输入信号 | 操作类型 |
|------|------|
| 0000 | 与 |
| 0001 | 或 |
| 0010 | 加 |
| 0110 | 减 |
| 0111 | 小于设置 |



| 6'b001100: |
|--------------|
| begin |
| regDst=0; |
| aluSrc=1; |
| memToReg=0; |
| regWrite=1; |
| memRead=0; |
| memWrite=0; |
| branch=0; |
| aluop=2'b11; |
| jmp=0; |
| |

8'b11xxxxxx: ALUCtr=4'b0000;

ALU控制器

主控制器

实验报告要求

- 实验任务、目标
- · 微处理器各个模块硬件设计原理、 verilog代码
- ·Rom汇编程序设计、代码
- · 各个模块的仿真激励代码、仿真结果截 图以及文字说明如何验证其正确性
- 心得、体会与建议

