




# 数字系统II实验

类MIPS单周期微处理器设计




# 实验目的

- 了解微处理器的基本结构
- 掌握哈佛结构的计算机工作原理
- 学会设计简单的微处理器
- 了解软件控制硬件工作的基本原理



# 实验任务（第6、7章内容）




- 利用HDL语言，基于Xilinx FPGA nexys4实验平台，设计一个能够执行以下MIPS指令集的单周期类MIPS处理器，要求完成所有支持指令的功能仿真，验证指令执行的正确性，要求编写汇编程序将本人学号的ASCII码存入RAM的连续内存区域
  - 支持基本的内存操作如lw，sw指令
  - 支持基本的算术逻辑运算如add，sub，and，or，slt，andi指令
  - 支持基本的程序控制如beq，j指令




# 时间安排

- 课内
  - 两次课
- 课外
  - 两周时间内自行添加



# 基本原理



# MIPS处理器基本架构









图 1. MIPS 处理器基本架构



# Datapath 单元电路设计




# CPU控制器 和 ALU 单元电路设计





# ISE新建工程



The image shows the 'New Project Wizard' dialog box in Xilinx ISE. The title bar says 'New Project Wizard'. The main heading is 'Create New Project'. Below it, the instruction 'Specify project location and type.' is followed by a sub-instruction 'Enter a name, locations, and comment for the project'. There are four input fields: 'Name' with the value 'lab1', 'Location' with the value 'C:\Xilinx\project\mips\lab1', 'Working Directory' with the value 'C:\Xilinx\project\mips\lab1', and a large empty 'Description' text area. Below these fields is another instruction 'Select the type of top-level source for the project' followed by a 'Top-level source type' dropdown menu set to 'HDL'. At the bottom, there are three buttons: 'More Info', 'Next', and 'Cancel'. The 'Next' button is highlighted in blue.

New Project Wizard

## Create New Project

Specify project location and type.

Enter a name, locations, and comment for the project

Name: lab1

Location: C:\Xilinx\project\mips\lab1


Working Directory: C:\Xilinx\project\mips\lab1

Description:

Select the type of top-level source for the project

Top-level source type: HDL

More Info Next Cancel



New Project Wizard




Project Settings

Specify device and project properties.  
Select the device and design flow for the project



Property Name	Value
Evaluation Development Board	None Specified
Product Category	All
Family	Artix7
Device	XC7A100T
Package	CSG324
Speed	-1
Top-Level Source Type	HDL
Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog
Property Specification in Project File	Store all values
Manual Compile Order	<input type="checkbox"/>
VHDL Source Analysis Standard	VHDL-93
Enable Message Filtering	<input type="checkbox"/>

More Info Next Cancel

# 新建存储器模块





IP Symbol  



# Distributed Memory Generator

xilinx.com:ip:dist\_mem\_gen:7.2

Component Name


## Options

Depth  Range: 16..65536

Data Width  Range: 1..1024

## Memory Type

- ☒ ROM
- ☐ Single Port RAM
- ☐ Dual Port RAM
- ☐ SRL16-based Memory
- ☐ Simple Dual Port RAM



[Datasheet](#)

< [Back](#)

Page 1 of 3

[Next](#) >

[Generate](#)

[Cancel](#)

[Help](#)





# Distributed Memory Generator

xilinx.com:ip:dist\_mem\_gen:7.2

## Input Options

☐ Non Registered

☒ Registered

☐ Input Clock Enable

☐ Qualify WE with I\_CE

## Dual Port Address

☒ Non Registered

☐ Registered

## Output Options

☒ Non Registered

☐ Registered

☐ Both

☐ Common Output CLK


☐ Single Port Output CE

☐ Common Output CE

☐ Dual Port Output CE

## Pipelining Options

Pipeline Stages: 0



Datasheet

< Back

Page 2 of 3


Next >

Generate

Cancel

Help





# Distributed Memory Generator

xilinx.com:ip:dist\_mem\_gen:7.2

Load COE File

If desired the initial memory content can be set by using a COE file. Initialisation File (MIF).

Coefficients File : C:\Xilinx\projectNexys:

Browse...

Show...

## COE Options

Default Data : 0

Radix : 16

### Reset Options

☐ Reset QSPO☐ Reset Q☐ Synchronous Reset QSP0☐ Synchron

Ⓢ CE Overrides Sync Controls

☐ Sync Co

## Datasheet

[< Back](#)

Page 3 of 3

[Next >](#)

Generate

Cancel

Help



COE File Contents

Radix: 16


COE Vector: memory\_initialization\_vector


Index	Value
0	00432020
1	8c440004
2	ac420008
3	00831022
4	00831025
5	00831024
6	0083102a
7	10830002
8	08000000
9	8c620000
10	00000000

Close

[Help](#)

# COE文件制作





- **mips** 微处理器第一条指令对应的物理地址设计为0x00000000,
- 因此需将0x08100009 修改为0x08000000.






# COE文件结构

```
1 MEMORY_INITIALIZATION_RADIX=16;  
2 MEMORY_INITIALIZATION_VECTOR=  
3 00432020,  
4 8c440004,  
5 ac420008,  
6 00831022,  
7 00831025,  
8 00831024,  
9 0083102a,  
10 10830002,  
11 08000000,  
12 8c620000,  
13 08000000,
```



# RAM模块与ROM模块类似方法



# 符号扩展以及寄存器组



- 采用verilog实现

```
20 //////////////////////////////////////////////////
21 module signext(
22     input [15:0] inst,
23     output [31:0] data
24 );
25
26 assign data=inst[15:15]?(16'hffff,inst):(16'h0000,inst);
27
28 endmodule
29
```

```
reg [31:0]    regs [0:31];
assign RsData = (RsAddr == 5'b0) ? 32'b0 : regs[RsAddr];
assign RtData = (RtAddr == 5'b0) ? 32'b0 : regs[RtAddr];
integer i;
always @ (posedge clk)
begin
    if (!reset)
    begin
        if(regWriteEn==1)
        begin
            regs[regWriteAddr]=regWriteData;
        end
    end
    else
    begin
        for(i=0;i<32;i=i+1)
            regs[i]=0;
        end
    end
end
```



# 控制器模块

```

20 ///////////////////////////////////////////////////
21 module ctr(
22     input [5:0] opCode,
23     output regDst,
24     output aluSrc,
25     output memToReg,
26     output regWrite,
27     output memRead,
28     output memWrite,
29     output branch,
30     output [1:0] aluop,
31     output jmp
32 );
33
34     endmodule

```

```

34     reg regDst;
35     reg aluSrc;
36     reg memToReg;
37     reg regWrite;
38     reg memRead;
39     reg memwrite;
40     reg branch;
41     reg [1:0] aluop;
42     reg jmp;
43     always @ (opcode)
44     begin
45         case (opcode)
46             6'b000010://jmp
47             begin
48                 regDst=0;
49                 aluSrc=0;
50                 memToReg=0;
51                 regWrite=0;
52                 memRead=0;
53                 memwrite=0;
54                 branch=0;
55                 aluop=2'b00;
56                 jmp=1;
57             end

```

指令	Re gDst	Ju mp	Bra nch	MemToReg	ALUS rc	RegWrit e	MemWrite	MemRead	ALUOp 1	ALUOp 0
R型	1	0	0	0	0	1	0	0	1	0
lw	0	0	0	1	1	1	0	1	0	0
sw	X	0	0	X	1	0	1	0	0	0
beq	X	0	1	X	0	0	0	0	0	1
j	X	1	0	X	X	0	0	0	X	X


# ALU控制器

指令	2位操作码	指令功能	6位功能码	ALU的运算	ALU的控制信号
LW	00	取字	XXXXXX	加	0010
SW	00	存字	XXXXXX	加	0010
BEQ	01	相等跳转	XXXXXX	减	0110
R型指令	10	加	100000	加	0010
R型指令	10	减	100010	减	0110
R型指令	10	与	100100	与	0000
R型指令	10	或	100101	或	0001
R型指令	10	小于设置	101010	小于设置	0111

```
module aluctr(  
    input [1:0] ALUOp,  
    input [5:0] funct,  
    output [3:0] ALUCtr  
);  
reg[3:0] ALUCtr;  
always @(ALUOp or funct)  
casex({ALUOp, funct})  
    8'b00xxxxxx: ALUCtr=4'b0010;  
    8'bx1xxxxxx: ALUCtr=4'b0110;  
    8'b1xxx0000: ALUCtr=4'b0010;  
    8'b1xxx0010: ALUCtr=4'b0110;  
    8'b1xxx0100: ALUCtr=4'b0000;  
    8'b1xxx0101: ALUCtr=4'b0001;  
    8'b1xxx1010: ALUCtr=4'b0111;  
endcase  
endmodule
```


# ALU

输入信号	操作类型
0000	与
0001	或
0010	加
0110	减
0111	小于设置



```
reg zero;
reg[31:0] aluRes;

always @(input1 or input2 or aluCtr)
begin
    case(aluCtr)
        4'b0110:
            begin
                aluRes=input1-input2;
                if (aluRes==0)
                    zero=1;
                else
                    zero=0;
            end
        4'b0010:
            aluRes=input1+input2;
        4'b0000:
            aluRes=input1 & input2;
        4'b0001:
            aluRes=input1 | input2;
        4'b1100:
            aluRes= ~(input1 | input2);
        4'b0111:
            begin
                if(input1<input2)
                    aluRes = 1;
            end
        default:
            aluRes = 0;
    endcase
end
endmodule
```




# 顶层


- 实现各个模块之间的连接
- 实例化各个模块

```
reg[31:0] pc;
wire choose4;
wire[31:0] expand2, add4, mux2, mux3, mux4, mux5, address, jmpaddr, inst;
wire[4:0] mux1;
//wire for controller
wire reg_dst, jmp, branch, memread, memwrite, memtoreg;
wire[1:0] aluop;
wire alu_src, regwrite;
//wire for aluunit
wire zero;
wire[31:0] aluRes;
//wire for aluctr
wire[3:0] aluCtr;
//wire for memory
wire[31:0] memreaddata;//memory data
//wire for register
wire[31:0] RsData, RtData;//regfile data
//wireforext
wire[31:0] expand;
wire clkout;
```

```
ctr mainctr(
    .opCode(inst[31:26]),
    .regDst(reg_dst),
    .aluSrc(alu_src),
    .memToReg(memtoreg),
    .regWrite(regwrite),
    .memRead(memread),
    .memWrite(memwrite),
    .branch(branch),
    .aluop(aluop),
    .jmp(jmp));
```



# 程序计数器PC




- 单周期
  - 执行指令时不能取指令
  - 取指令由**ROM**输出决定
  - 执行指令包括改变**PC**的值等等
  - 因此改变**PC**的值与从**ROM**读取指令不能同时进行，这里采用时钟的两个不同边沿实现
    - 一个采用上升沿
    - 一个采用下降沿
  - 执行指令时**PC**的值才进行改变





```
always @(negedge clkin)
begin
    if(!reset) begin
        pc=mux5;
        add4=pc+4;
    end
    else
        begin
            pc=32'b0;
            add4=32'h4;
        end
end
```




L




# 仿真


- 子模块仿真
- 顶层仿真
- 仿真激励文件
  - 模拟产生外部输入信号



# 新建激励文件



# 选择相应的模块




```
initial begin
    // Initialize Inputs
    RsAddr = 0;
    RtAddr = 0;
    clk = 0;
    reset = 0;
    regWriteAddr = 0;
    regWriteData = 0;
    regWriteEn = 0;

    // Wait 100 ns for global reset to finish
    #100;


    // Add stimulus here

end


endmodule
```



```
52 integer i;
53 initial begin
54     // Initialize Inputs
55     RsAddr = 0;
56     RtAddr = 0;
57     clk = 0;
58     reset = 0;
59     regWriteAddr = 0;
60     regWriteData = 0;
61     regWriteEn = 0;
62
63     // Wait 100 ns for global reset to finish
64     #100;
65     // Add stimulus here
66     regWriteData = 32'h55aaaa55;
67     regWriteEn=1;
68     reset=1;
69     #100;
70     reset=0;
71 end
72 parameter PERIOD = 20;
73 always begin
74     clk = 1'b0;
75     #(PERIOD/2) clk = 1'b1;
76     #(PERIOD/2);
77 end
78 always begin
79     for (i = 31; i >= 1; i=i-1) begin
80         regWriteAddr=i;
81         RsAddr=i;
82         #PERIOD;
83     end
84 end
85 endmodule
```



# 运行仿真，观察输出波形或数据



Memory



- /topsim/uut/dmem/inst/ram\_data[63:0,31:0]
- /topsim/uut/dmem/inst/ram\_data\_tmp[63:0,31:0]
- /topsim/uut/imem/inst/ram\_data[1023:0,511:0]
- /topsim/uut/imem/inst/ram\_data\_tmp[1023:0,511:0]
- /topsim/uut/regfile/regs[0:31,31:0]

Inst


Address:	Columns:	auto	Address Radix:	Hexadecimal	Value Radix:	Hexadecimal
0	1					
0x0	00000000	00000000				
0x2	55555555	00000000				
0x4	55555555	00000000				
0x6	00000000	00000000				
0x8	00000000	00000000				
0xA	00000000	00000000				
0xC	00000000	00000000				
0xE	00000000	00000000				
0x10	00000000	00000000				
0x12	00000000	00000000				
0x14	00000000	00000000				
0x16	00000000	00000000				
0x18	00000000	00000000				
0x1A	00000000	00000000				
0x1C	00000000	00000000				
0x1E	00000000	00000000				



# 顶层仿真



# 添加ANDI指令,实现赋值



- `andi`指令既不是R型指令，也不是lw，sw，beq指令，因此可以采用11作为其对ALU 2位操作码的编码。

指令	ALUOp1	ALUOp0
R型	1	0
lw	0	0
sw	0	0
beq	0	1
j	X	X

输入信号	操作类型
0000	与
0001	或
0010	加
0110	减
0111	小于设置

```
6'b001100:
begin
    regDst=0;
    aluSrc=1;
    memToReg=0;
    regWrite=1;
    memRead=0;
    memWrite=0;
    branch=0;
    aluop=2'b11;
    jmp=0;
end
```


```
8'b11xxxxxx: ALUCtr=4'b0000;
```

ALU控制器

主控制器



# 实验报告要求



- 实验任务、目标
- 微处理器各个模块硬件设计原理、**verilog**代码
- **Rom**汇编程序设计、代码
- 各个模块的仿真激励代码、仿真结果截图以及文字说明如何验证其正确性
- 心得、体会与建议

