






## Homework 6 - Directions


1. For this homework you will be highlighting the datapath through the single cycle RISC-V design for 3 instructions. Note that I did Question 0 to show you what I want for the jr datapath. Notice how the data path itself is highlighted, the control signals are specified, and a brief writeup is provided showing the key steps that happen from fetching the jr instruction, all the way through the data path, until ultimately the PC is updated
2. You will be doing the same for the sw instruction, the jal instruction, and the lui instruction. Please consult the datasheet it will help you to setup the register file.
3. For each instruction you are allowed to cut wires, add any new wires, add new connections to existing wires, and to add additional components that we have used in Logisim – aka, multiplexors, adders, shifters, demux, etc. See the example I provided for jr as an example. Don't forget about the control signals, how should they be set? Does your instruction need new control signal(s)?
4. You can mark up and annotate each datapath any way that you want – on the computer, by hand, take pictures, etc. But your changes must be clear and easy to follow to receive full credit. On my sample I used:

-  For the data path changes
-  For new control signals
-  For new components
-  For new wires
-  For annotations that support my description




# Q1: Store Word (sw) Datapath

1. PC points to sw instruction. Instruction is fetched and decoded.
2. rs1, and rs2 are placed on register file. Immediate is placed on Imm Gen - new control signal: immSrc determines where immediate value is located (e.g., if immSrc is 1, Imm Gen will output instruction bits 7-11 and 25-31 combined and sign extended; will find correct bits for immediate.
3. rs1 is added with the immediate.
4. The sum of rs1 and the immediate is fed into the address input to memory. rs2 is fed into the write data input to memory. rs2 is now written to memory.
5. PC is incremented by 4 on next clock cycle.



## Q2: Jump Link jal Datapath



Used I-type instruction here (`jalr` instruction). `jal rd, imm = jalr rd, zero register, imm`

1. PC points to `jalr` instruction and is fetched and decoded.
2. PC+4 is computed and fed into the mux connected to the write data input for the register file. The new control signal `writePCReg` selects the PC+4 input (on a 1).
3. `rs1` is fed into register 1 input of the register file. `rd` is fed into the write register input of the register file.
4. The immediate is fed into Imm Gen which outputs the correct immediate value based on the new control signal `immSrc`. Same process as the `sw` instruction but, instead selects instruction bits 20-31 and sign extends them.
5. PC+4 is written to the `rd` register.
6. The immediate and `rs1` (zero register) are added together and output.
7. The result of the immediate plus `rs1` is fed into the newly added mux and selected by the new control signal `jumpRegControl`.
8. The PC is now updated to the immediate value upon the next clock cycle.



### Q3: Load Upper Immediate lui Datapath

1. PC points to the lui instruction and is fetched and decoded.
2. rd is loaded into write register input and the zero register is loaded into the read register 1 input.
3. The immediate is loaded into Imm Gen and is located appropriately using the new control signal shiftImm. The immediate is sign extended and output.
4. The immediate is then shifted by 12 bits using the new control signal shiftImm.
5. The immediate is fed into the ALU alongside the zero register, and summed together.
6. The sum of the immediate and zero register is fed into the write data input. The shifted immediate is written to rd.
7. The PC = PC + 4 on the next clock cycle.

Used U-type instruction here.

