RV32I

A RISC-V BASED 32-BIT CPU

Team Members

- 1. Bibhav Jha(Pulchowk)
- 2. Biplob Giri (Pulchowk)
- Shishir Dahal (Pulchowk)



2

AGENDA

1 Introduction

About the RISC-V

) Methodology

Black Box Designs Sub modules Code Snippets

∩ Z Results


Simulation Waveforms Goals

01

Introduction


About RISC-V

RISC-V is an open-source and extensible instruction set architecture (ISA) based on the Reduced Instruction Set Computer (RISC) principles. It is modular, scalable, and supports multiple extensions, making it suitable for applications ranging from embedded systems to high-performance computing. Developed at UC Berkeley, RISC-V is free from licensing fees, encouraging innovation and adoption in academia and industry.



02

Methodology



Block Designs

- 1. Fetch Cycle
- 2. Decode Cycle
- 3. Execute Cycle
- 4. Memory Cycle
- 5. Writeback Cycle
- 6. Hazard Unit


RISC-V Pipeline Core

Block Designs
1. Fetch Cycle

Fetch Cycle of this particular designed system is used to read an instruction from instruction memory.

Modules to be integrated:

- a. PC MUX
- b. Program Counter
- c. Adder
- d. Instruction Memory



1. a. PC Mux

The mux used here is a general mux that uses selector bit to choose between two inputs. In our case PCSrcE provides the selector pin data and the inputs are PCTargetE and PCPlus4F

```
module mux (a,b,s,c);
   input [31:0]a,b;
   input s;
   output [31:0]c;
   assign c = (\sim s) ? a : b;
module mux 3 by 1 (
   input [31:0] a, b, c, // Inputs: three 32-bit data lines
   input [1:0] s, // Select signal (2 bits)
   output [31:0] d
   assign d = (s == 2'b00) ? a :
              (s == 2'b01) ? b :
              (s == 2'b10) ? c : 32'h00000000; // Default case
```

1. b. Program Counter

Program Counter(PC) module simply sets the current PC to next.

```
module PC (
   input clk, rst, // Clock and reset signals
   input [31:0] PC next, // Next program counter value
   output reg [31:0] PC // Current program counter
   always @(posedge clk) begin
       if (rst)
          PC <= PC next; // Update PC on clock edge
       else
          PC <= 32'h000000000; // Reset PC to zero
   end
endmodule
```

1. c. Adder

PC Next or the another value of PC is updated normally by adding 4 to the previous PC. This particular module is responsible for that action.

```
module pc adder (
   input [31:0] a, b, // Inputs to the adder
   output [31:0] c
   assign c = a + b;
endmodule
```

1. d. Instruction Memory


Instruction Memory reads the instruction from a .hex file and sends the output file from that read instruction as RD.

```
module instruction memory (
   input rst,  // Reset signal
   input [31:0] A, // Address to fetch instruction
   output [31:0] RD // Instruction read
   reg [31:0] memory [1023:0]; // Instruction memory array
   assign RD = (rst == 1'b0) ? 32'h000000000 : memory[A[31:2]];
   initial begin
       $readmemh("memfile.hex", memory); // Load instructions from
   end
endmodule
```

2. Decode Cycle

Decode cycle gets the instruction from fetch cycle and optimally decodes them to further be used in next stages. Modules to be integrated:

- a. Control Unit
- b. Fxtender
- c. Register File




2. a. Control Unit

Control Unit is responsible for providing appropriate control signals to the respective areas where the operation required them to.

Modules to be integrated:

- 1. Main Decoder
- 2. ALU Decoder



2. a. i. Main Decoder

Main Decoder provides appropriate control signals for the system based on the opcodes read from fetch cycle. However control signals related to ALU are not governed by main decoder

```
module main decoder (
   input [6:0] opcode,
   output RegWrite, MemWrite, ALUSrc, Branch, Jump, // Control signals
   output [1:0] ImmSrc, ResultSrc, ALUOp // Immediate, result source, and ALU operation
   parameter lw = 7'b0000011;
   parameter sw = 7'b0100011;
   parameter R type = 7'b0110011; // R-type instructions
   parameter beg = 7'b1100011; // Branch equal
   parameter jal = 7'b1101111;
   parameter jalr = 7'b1100111; // Jump and link register
   assign RegWrite = ((opcode == lw) |
                      (opcode == R type) |
                      (opcode == jal) |
                      (opcode == jalr)) ? 1'b1 : 1'b0;
   assign MemWrite = (opcode == sw) ? 1'b1 : 1'b0;
   assign ALUSrc = ((opcode == lw) | (opcode == sw) | (opcode == jalr)) ? 1'b1 : 1'b0;
   assign Branch = (opcode == beq) ? 1'b1 : 1'b0;
   assign Jump = ((opcode == jal) | (opcode == jalr)) ? 1'b1 : 1'b0:
   assign ImmSrc = (opcode == sw) ? 2'b01 : // S-type immediate
                   (opcode == beg) ? 2'b10 : // B-type immediate
                   (opcode == jal) ? 2'bll : // J-type immediate
   assign ALUOp = ((opcode == lw) | (opcode == sw)) ? 2'b00 : // Load/store
                  (opcode == R type) ? 2'b10 :
                  (opcode == beg) ? 2'b01 :
                  2'b00;
   assign ResultSrc = (opcode == lw) ? 2'b01 : // Memory result
                      ((opcode == jal) | (opcode == jalr)) ? 2'bll : // PC+4 (Jump link)
                      2'b00;
```

2. a. i. ALU Decoder

ALU Decoder on the other hand deals with the control signals related to ALU controls.

```
module alu decoder (
   input [1:0] ALUOp,
  input [6:0] funct7, opcode, // Function and opcode fields from instruction
  input [2:0] funct3,
  output [2:0] ALUControl // ALU control signals
  parameter add = 3'b000;
  parameter sub = 3'b001;
  parameter slt = 3'b101;
  parameter OR = 3'b011;
  parameter AND = 3'b010;
  wire [1:0] concatenation; // Concatenated signals for specific operations
  assign concatenation = {opcode[5], funct7[5]};
  assign ALUControl = (ALUOp == 2'b00) ? add : // lw, sw operations
                      (ALUOp == 2'b01) ? sub : // beg operation
                      ((ALUOp == 2'b10) & (funct3 == 3'b010)) ? slt : // slt operation
                      ((ALUOp == 2'b10) & (funct3 == 3'b110)) ? OR : // OR operation
                      ((ALUOp == 2'b10) & (funct3 == 3'b111)) ? AND : // AND operation
                      ((ALUOp == 2'b10) & (funct3 == 3'b000) & (concatenation == 2'b11)) ? sub : // sub operation
                      ((ALUOp == 2'b10) & (funct3 == 3'b000) & (concatenation != 2'b11)) ? add : // add operation
                      3'b000; // Default
```

2. b. Extender

Extender is responsible for extending a 12 bit immediate value to a 32 bit value for ease of operations. This is done because the alu and the other cycle demand results that are of 32 bit word length.

```
module sign extend (
   input [31:0] In,
   input [1:0] ImmSrc,
   output [31:0] Imm Ext
   assign Imm Ext = (ImmSrc == 2'b00) ? \{\{20\{In[31]\}\}, In[31:20]\} :
                    (ImmSrc == 2'b01) ? {{20{In[31]}}, In[31:25], In[11:7]}
                     : 32'h00000000;
endmodule
```

2. c. Register File

Register File reads the instruction from source registers that contain the data for processing and stores them into destination registers for future use.


```
module registerFile (
   input writeEnable,  // Write enable signal
   input [31:0] writeData, // Data to write to register
   output [31:0] readDatal, readData2 // Data read from registers
);
   reg [31:0] x [31:0];
   always @(posedge clk) begin
      if ((rd != 5'h00) & writeEnable)
          x[rd] <= writeData;
   end
   assign readData1 = (rst==1'b1) ? x[rs1] : 32'h000000000;
   assign readData2 = (rst==1'b1) ? x[rs2] : 32'h000000000;
   initial begin
      x[0] = 32'h000000000;
   end
```

3. Execution Cycle

Execution cycle is responsible for appropriate operations on the data input from the previous cycles.

Modules to be integrated:

- a. Mux
- b. ALU
- c. Adder



3. a. Mux


Mux in this cycle is used to differentiate between signals via immediate registers or the data registers.

Also in further hazard implementation a 3 X 1 mux is used to implement execution based on forwarding signals.

```
module mux (a,b,s,c);
   input [31:0]a,b;
   input s;
   output [31:0]c;
   assign c = (\sim s) ? a : b;
module mux 3 by 1 (
   input [31:0] a, b, c, // Inputs: three 32-bit data lines
   input [1:0] s, // Select signal (2 bits)
   output [31:0] d
   assign d = (s == 2'b00) ? a :
              (s == 2'b01) ? b :
              (s == 2'b10) ? c : 32'h00000000; // Default case
```

3. b. ALU

ALU is used to perform general arithmetic calculation as well as provide the logical output for the provided 32 bit input signals.



3. c. Adder


Adder in this scenario is used to add the PC with the received immediate value (extended) for the next PC as PCTargetE, which is in fact selected in the fetch cycle as an option via a mux.

```
module pc adder (
   input [31:0] a, b,
   output [31:0] c
   assign c = a + b;
endmodule
```

4. Memory Cycle

Memory cycle is used to store the executed result into data memory for the next operation. Modules to be integrated:

a. Data Memory



4. a. Data Memory

Data memory both saves an instruction into memory and outputs the instruction that is required for the operation given the input parameter provided, in this case alongside A.


```
module data memory (
   input [31:0] A, writeData, // Address and data to write
   input clk, rst, writeEnable,// Clock, reset, and write enable signals
   output [31:0] RD // Data read from memory
);
   reg [31:0] data memory [1023:0]; // Memory array
   assign RD = (rst) ? data memory[A] : 32'h000000000;
   always @(posedge clk) begin
       if (writeEnable)
           data memory[A] <= writeData;</pre>
   end
endmodule
```

5. Writeback Cycle

Writeback Cycle provides the observed results back to the previous cycles in order for those cycles to continue the operation normally.

Modules to be integrated:

a. Mux(3X1)



5. a. Mux(3 x 1)

Mux here is used to select between 3 data in order to map them respectively into ResultW. The selector used in this case is ResultSrcW.

```
module mux (a,b,s,c);
   input [31:0]a,b;
   input s;
   output [31:0]c;
   assign c = (\sim s) ? a : b;
module mux 3 by 1 (
   input [31:0] a, b, c, // Inputs: three 32-bit data lines
   input [1:0] s, // Select signal (2 bits)
   output [31:0] d
   assign d = (s == 2'b00) ? a :
              (s == 2'b01) ? b :
              (s == 2'b10) ? c : 32'h00000000; // Default case
```


Data Hazards

In spite of these cycles, a pipeline stage never actually performs well under heavy operations because of something called hazards. These hazards are categorized into:

- Structural Hazards(Not dealt in this case)
- 2. Data Hazards


Data Hazards

Data Hazards in pipelining occur when the data inside the register is used without operation on that register from a previous instruction For example in the instruction alongside, s8 needs to be updated before we proceed to second instruction, however, since the second instruction is executed on 3rd clock cycle, we don't receive desired output.



Solution to Data Hazard

Solution to data hazard, in this particular implementation is done via Forwarding. That is as soon as the cycle observed the value is calculated the value is passed directly on to the next instruction.





Results

clk									
rst									
WriteDataM					3	3		1	X
ResultW				5	3	8			
ResultSrcW								7	
ResultSrcM									
ResultSrcE						7			
RegWriteW									
RegWriteM									
RegWriteE									
ReadDataW									
RS2_E		5	3	γ 6		1	7 9		
RS1_E				5	i i		8	-	
RD M			5) 6	7	8	7 9	a	
RD_M RD_E		5	6	Ŷ 7	8	9) a		
RDW			, · · · ·	5	6	7	Ŷ 8	9	a
RD2_E				1			^	\	
RD1_E									
PCTargetE		5	7	y e	C	11) 1d	· ·	
PCSrcE				1		1 11	<u> </u>		
PCP1us4W				4	1 8	С	10	14	18
PCP1us4M				7 8	C	10	14	18	16 1c
PCP1us4E		4	8) c	10	14	18	1c	20
PCP1us4D	4	8	1 0	10	14	18	1c	20	24
PCE	4	0	4	10 8	C C	10	14	18	1c
PCD		4	8		_	14	1.60		
MemWriteM		4	_\8	С	10	14	18	1c	20
MemWriteE									
InstrD		000010	(000)	V 0400	100100				
	500293		6283b3	2403	100493	940533	J	X	
Imm_Ext_E		5	3	6	4	1	9		
ForwardBE				2	4		2		
ForwardAE				1	J		1		
BranchE								_	
ALU_ResultW				5	3	8)		1
ALU_ResultM			5	3	8			1	X
ALUSrcE									· ?
ALUControlE									X ·

Further Works

This project although simulated is not yet upto mark, the project is yet to be implemented on a board, and further testing and benchmarks of the system can still be extended.

We are happy to receive any critics and review on regards to the implementation and overall improvement of this project.

THANK YOU