# AMACv2 Functional Verification Test Plan

2

## July 19, 2018

4 Abstract

This document enumerates features to be tested, and defines test procedures for single-chip verification of AMACv2. This document will be augmented to act as a test record. System-level and production test procedures are outside the scope of this document.

## 8 Revision History

Revision	Date	Author(s)	Description
0.0	19 July 2018	P: A.N.	Initial outline

# 9 Contents

10	1	Rela	ated D	ocuments								
11	2	$\mathbf{AM}$	ACv2	Feature Test List								
12		2.1	Curren	Current Consumption								
13		2.2	Digital	l Pins								
14			2.2.1	ROPG (ring oscillator power good)								
15			2.2.2	LAM ("look-at-me")								
16			2.2.3	LDx0en, LDy0en, LDx1en, LDy1en, LDx2en, LDy2en								
17			2.2.4	ResetB 5								
18			2.2.5	SSSHx, SSSHy								
19			2.2.6	HrstBx, HrstBy								
20			2.2.7	DCDCen								
21			2.2.8	DCDCadj / GPO								
22			2.2.9	ID[4:0]								
23			2.2.10	OFin								
24			2.2.11	OFout								
25				GPI								
26				PGOOD								
27		2.3	Analog	g Pins								
28			2.3.1	ClkOut								
29			2.3.2	AMBG600								
30			2.3.3	AMBG900								
31			2.3.4	VDDREG1/2								
32			2.3.5	Shuntx, Shunty								
33			2.3.6	CALx, CALy								
34			2.3.7	NTCxp/n, $NTCyp/n$ , $NTCpbp/n$								
35			2.3.8	Hrefx, Hrefy								
36			2.3.9	PTAT								
37			2.3.10	Cur10Vp/n								
38				$\operatorname{CurlVp/n}$								
39				DCDCin								
40				HVret1/2								
41				HVref1/2								
42				CAL								
43		2.4		$\frac{c_0}{1/2/3}$								
44		2.5		Pins								
45			2.5.1	VDDLR1/2								
46			2.5.2	VDCDC1/2								
47			2.5.3	VDDHI								
48		2.6		unications Pins								
49			2.6.1	CMDinP/N								
50			2.6.2	CMDoutP/N								
51		2.7		hannel Tests								
52			2.7.1	DCDC converter output (scaled)								
53			2.7.2	Linear regulator output (scaled)								
54			2.7.3	DCDC converter input (scaled)								
J-1				2020 control input (bouldy)								

55			2.7.4	Regulated VDD	9
56			2.7.5	AMBG600/AMBG900	9
57			2.7.6	CAL from EoS	9
58			2.7.7	CALx/y from DAC	9
59			2.7.8	Shuntx/y from DAC	9
60			2.7.9	NTCx/y/pb	9
61			2.7.10	Hrefx/y from hybrids	9
62			2.7.11	DCDC input current	9
63			2.7.12	DCDC output current	9
64			2.7.13	HV current return monitor	9
65			2.7.14	die temp (PTAT)	9
66				MUX functionality	9
67		2.8	DAC F	unctionality	9
68		2.9	AM fu	nctionality	0
69			2.9.1	Enable/disable	0
70			2.9.2	Default value	0
71			2.9.3	Overflow value	0
72			2.9.4		0
			2.9.5		0
73			4.9.0	values below Zero	·U
73 74			2.9.6		10
		2.10	2.9.6	Analog noise injection / flag limit tolerance, dither, ramp latch time $\ 1$	
74		2.10	2.9.6 Digital	Analog noise injection / flag limit tolerance, dither, ramp latch time 1 Functions	0
74 75		2.10	2.9.6 Digital 2.10.1	Analog noise injection / flag limit tolerance, dither, ramp latch time 1  Functions	0
74 75 76		2.10	2.9.6 Digital 2.10.1 2.10.2	Analog noise injection / flag limit tolerance, dither, ramp latch time 1 Functions	0.0
74 75 76 77		2.10	2.9.6 Digital 2.10.1 2.10.2 2.10.3	Analog noise injection / flag limit tolerance, dither, ramp latch time	000000000000000000000000000000000000000
74 75 76 77 78			2.9.6 Digital 2.10.1 2.10.2 2.10.3 2.10.4	Analog noise injection / flag limit tolerance, dither, ramp latch time	10 10 10 10
74 75 76 77 78 79		2.11	2.9.6 Digital 2.10.1 2.10.2 2.10.3 2.10.4 Endeav	Analog noise injection / flag limit tolerance, dither, ramp latch time	10 10 10 10 10
74 75 76 77 78 79 80		2.11 2.12	2.9.6 Digital 2.10.1 2.10.2 2.10.3 2.10.4 Endeav Parame	Analog noise injection / flag limit tolerance, dither, ramp latch time	0 10 10 10 10 10
74 75 76 77 78 79 80 81 82		2.11 2.12 2.13	2.9.6 Digital 2.10.1 2.10.2 2.10.3 2.10.4 Endeav Parame Irradia	Analog noise injection / flag limit tolerance, dither, ramp latch time	10 10 10 10 10 10 11
74 75 76 77 78 79 80 81 82	3	2.11 2.12 2.13 <b>AM</b>	2.9.6 Digital 2.10.1 2.10.2 2.10.3 2.10.4 Endeav Parame Irradia	Analog noise injection / flag limit tolerance, dither, ramp latch time       1         Functions       1         Resets       1         WARN       1         Flags       1         Interlock       1         your       1         etric Tests       1         tion Tests       1         Test Plan       1	10 10 10 10 10 10 11 11
74 75 76 77 78 79 80 81 82	3	2.11 2.12 2.13 <b>AM</b> 3.1	2.9.6 Digital 2.10.1 2.10.2 2.10.3 2.10.4 Endeav Param Irradia  ACv2 Power-	Analog noise injection / flag limit tolerance, dither, ramp latch time       1         Functions       1         Resets       1         WARN       1         Flags       1         Interlock       1         your       1         etric Tests       1         tion Tests       1         Test Plan       1         up       1	10 10 10 10 10 10 11 11
74 75 76 77 78 79 80 81 82	3	2.11 2.12 2.13 <b>AM</b> 3.1 3.2	2.9.6 Digital 2.10.1 2.10.2 2.10.3 2.10.4 Endeav Parame Irradia ACv2 Power- Digital	Analog noise injection / flag limit tolerance, dither, ramp latch time       1         Functions       1         Resets       1         WARN       1         Flags       1         Interlock       1         your       1         etric Tests       1         tion Tests       1         Test Plan       1         up       1         Functional Tests       1	10 10 10 10 10 10 11 11
74 75 76 77 78 79 80 81 82 83	3	2.11 2.12 2.13 <b>AM</b> 3.1 3.2 3.3	2.9.6 Digital 2.10.1 2.10.2 2.10.3 2.10.4 Endeav Parame Irradia ACv2 Power- Digital Analog	Analog noise injection / flag limit tolerance, dither, ramp latch time  Functions  Resets  WARN  INTERIOR  Flags  Interlock  Four  Fetric Tests  Ition Tests  Interlock  Interlo	10 10 10 10 10 10 11 11 12 12 12
74 75 76 77 78 79 80 81 82 83 84 85	3	2.11 2.12 2.13 <b>AM</b> 3.1 3.2	2.9.6 Digital 2.10.1 2.10.2 2.10.3 2.10.4 Endeav Parame Irradia ACv2 Power- Digital Analog Radiat	Analog noise injection / flag limit tolerance, dither, ramp latch time  Functions  Resets  WARN  IFlags  Interlock  Your  etric Tests  tion Tests  Test Plan  up  Functional Tests  Functional Tests  Interlock	10 10 10 10 10 10 11 11 12 12 12
74 75 76 77 78 79 80 81 82 83 84 85 86 87 88	3	2.11 2.12 2.13 <b>AM</b> 3.1 3.2 3.3	2.9.6 Digital 2.10.1 2.10.2 2.10.3 2.10.4 Endeav Parame Irradia ACv2 Power- Digital Analog Radiat 3.4.1	Analog noise injection / flag limit tolerance, dither, ramp latch time  Functions  Resets  WARN  Flags  Interlock  Four  etric Tests  tion Tests  Test Plan  up  Functional Tests  Functional Tests  Functional Tests  Functional Tests  Tion Tolerance  TID	10 10 10 10 10 10 11 11 12 12 12 12
74 75 76 77 78 79 80 81 82 83 84 85 86 87	3	2.11 2.12 2.13 <b>AM</b> 3.1 3.2 3.3	2.9.6 Digital 2.10.1 2.10.2 2.10.3 2.10.4 Endeav Parame Irradia ACv2 Power- Digital Analog Radiat	Analog noise injection / flag limit tolerance, dither, ramp latch time  Functions  Resets  WARN  Flags  Interlock  Our  etric Tests  tion Tests  Test Plan  up  Functional Tests  Functional Tests  Functional Tests  Test Plan  Interlock  Functional Tests  Functional Tests  Test Plan  Interlock  Int	10 10 10 10 10 10 11 11 12 12 12

## 91 1 Related Documents

- The main SVN repository for code and documentation is located at:
- https://svnweb.cern.ch/cern/wsvn/itkstrasic/AMACv2/. Please refer to doc/README.txt for the
- latest version of the specification, as well as schematics, register map, Verilog, and verification code
- $_{95}$  for the November 2017 MPW ASIC.

#### 96 2 AMACv2 Feature Test List

### 97 2.1 Current Consumption

- 98 Measure before configuration, and after various configurations. Gather statistics from several single-
- 99 chip test cards.

#### 100 2.2 Digital Pins

#### 2.2.1 ROPG (ring oscillator power good)

output. Confirm pin goes logic high approximately 250µs after power is applied.

### 103 2.2.2 LAM ("look-at-me")

- Output. Confirm that LAM pulse is generated upon interlock if enabled in registers 60-25, bit 16.
- 105 Confirm multiple LAM pulses are generated upon successive interlocks that are not cleared.

#### 106 2.2.3 LDx0en, LDy0en, LDx1en, LDy1en, LDx2en, LDy2en

Outputs. Confirm pins go logic high when corresponding bits in registers 40/41 are written. Confirm pins go logic low after enabled if corresponding interlock occurs.

#### 109 2.2.4 ResetB

Input. Confirm that logic low pulse resets AMACv2 to default condition (all registers to default values, additional SETID required).

#### 112 **2.2.5** SSSHx, SSSHy

Inputs. Confirm that logic high pulse resets Endeavour communications block (register states persist, additional SETID required). Validate deglitching.

#### 115 2.2.6 HrstBx, HrstBy

Outputs. Confirm pins go logic high when corresponding bits in registers 46/47 are written.

#### 117 **2.2.7 DCDCen**

Output. Confirm pin goes logic high when registers 42/43, bit 0 are written.

#### 119 2.2.8 DCDCadj / GPO

Outputs. Confirm pins go logic high when corresponding bits in register 42/43 are written.

#### 121 **2.2.9** ID[4:0]

122 Inputs. Confirm bits can read in serial number register 31.

#### 123 2.2.10 OFin

124 Input. Confirm that DCDCen is disables when OFin is asserted. Validate deglitching.

#### 125 **2.2.11** OFout

Output. Confirm pin is goes high when registers 46/47, bit 0 are written.

#### 127 2.2.12 GPI

128 Input. Confirm pin state can be read in status register 0, bit 12.

#### 129 **2.2.13 PGOOD**

- 130 Input. Confirm pin state can be read in status register 0, bit 8. Confirm DCDCen cannot be
  131 enabled when PGOOD is logic high, if and only if this functionality is enabled by setting registers
  132 50/51, bit 8.
- 133 2.3 Analog Pins

#### 134 2.3.1 ClkOut

Output. Confirm 40MHz nominally.

- 136 2.3.2 AMBG600
- 137 **2.3.3 AMBG900**
- 138 2.3.4 VDDREG1/2
- 2.3.5 Shuntx, Shunty
- 140 **2.3.6** CALX, CALY
- 141 2.3.7 NTCxp/n, NTCyp/n, NTCpbp/n
- 142 **2.3.8** Hrefx, Hrefy
- 143 2.3.9 PTAT
- 144 2.3.10 Cur10Vp/n
- 145 2.3.11 Cur1Vp/n
- 146 **2.3.12** DCDCin
- 147 2.3.13 HVret1/2
- 148 **2.3.14** HVref1/2
- 149 **2.3.15** CAL
- $_{150}$  2.4 HVOsc0/1/2/3
- 151 Output.
- Measure HV oscillator drive capability (charge pump to voltage attained)
- Measure 4 frequency settings
- Confirm enable/disable
- 2.5 Power Pins
- 156 **2.5.1** VDDLR1/2
- 157 Confirm operational ranges. Confirm PoR threshold.
- 158 2.5.2 VDCDC1/2
- Switch AMAC power from linear regulator to DCDC converter power.

v0.0

#### 160 **2.5.3 VDDHI**

### 161 2.6 Communications Pins

### $_{162}$ 2.6.1 CMDinP/N

163 Input. Measure voltage at receive side.

## $_{164}$ 2.6.2 CMDoutP/N

165 Output.

167

168

- Measure current drive
  - Measure common mode of driver
  - Confirm high impedance when not transmitting (475ns window for switch-on)

- 169 2.7 AM Channel Tests
- 170 2.7.1 DCDC converter output (scaled)
- 171 2.7.2 Linear regulator output (scaled)
- 2.7.3 DCDC converter input (scaled)
- 173 2.7.4 Regulated VDD
- 174 **2.7.5** AMBG600/AMBG900
- 175 **2.7.6 CAL from EoS**
- $^{176}$  2.7.7 CALx/y from DAC
- 2.7.8 Shuntx/y from DAC
- $^{178}$  2.7.9 NTCx/y/pb
- $_{179}$  2.7.10 Hrefx/y from hybrids
- 180 2.7.11 DCDC input current
- 181 2.7.12 DCDC output current
- 182 2.7.13 HV current return monitor
- 183 2.7.14 die temp (PTAT)
- 184 2.7.15 MUX functionality
- 185 2.8 DAC Functionality
- 186 TDB: bais bits, dynamic range.

### 187 2.9 AM functionality

- 188 2.9.1 Enable/disable
- 189 2.9.2 Default value
- 190 2.9.3 Overflow value
- 191 **2.9.4 Full 10-bit range 0-1023**
- 192 2.9.5 Values below zero
- 2.9.6 Analog noise injection / flag limit tolerance, dither, ramp latch time
- 194 2.10 Digital Functions
- 195 **2.10.1** Resets
- Commanded hard reset
- Commanded soft reset
- 198 2.10.2 WARN

#### 199 2.10.3 Flags

200

201

209

211

215

- Flag limit setting
  - Synthetic flags
- Flag latch
- Flag clear
- Flag validation: 2,3,4 ramp cycles
- Edge cases: value below zero, comparator never fires
- Confirm all flags mapped to corresponding limit registers

#### 207 **2.10.4** Interlock

- Enable/disable/clear
  - Confirm all states of state machine are exercised
- Confirm all interlocks are mapped to corresponding channels, high and low limit
  - More than one LDO interlock programmed
- Synthetc flag interlocks

#### $\mathbf{2.11}$ Endeavour

- Invalid commands: headers, COMMID, packet size, bitwidth, EoS frequency tolerance
  - Pseudorandom data
- Check sequence numbers
- Check CRC validation

- Violate SETID quiescent time
- Send command while busy
- PADID and eFuse matching, wildcard IDs
- Effect of hard/soft/SSSH reset
  - R/W all registers
- READNEXT

## 224 2.12 Parametric Tests

#### 225 2.13 Irradiation Tests

Test system infrastructure functionality to be confirmed (long cable tests for TID tests, test board temperature monitoring and control, etc.).

#### 3 AMACv2 Test Plan

#### 229 **3.1** Power-up

231

232

235

236

237

238

239

243

245

247

This power-up sequence in not intended to be the default use case. Single-chip bringup only.

- Apply VDDLR
- Measure AMACv2 current before configuration
- Measure AMACv2 VDDREG, AMBG600, AMBG900. Gather statistics on multiple MPW chips.
  - Measure ROPG pin
  - Measure RO frequency on RO pin
    - Send SETID
  - Read PADID from serial number register 31
    - PGODD pin: read status register 0
- Calibrate RO, AMBG600/AMBG900/VDDREG, AM bandgap, record calibration values (histograms)
- Read a AM register and see the default value
  - Calibrate AM: zero cal, ramp slope, BG fine tune
- Measure current after config
  - Put voltage on CAL and read back
- Test other channels
  - DAC calibration, compare with AM measurement

#### 248 3.2 Digital Functional Tests

All detailed procedures for test items above to be specified here.

#### 250 3.3 Analog Functional Tests

TBD: CAL, Hrefx/y: input offset variation as a function of voltage, linearity

#### 252 3.4 Radiation Tolerance

- 253 **3.4.1** TID
- 254 3.4.2 SEU

# 255 4 AMACv2 Test Record

Results of above tests to be recorded here.