

1 AMACv2 Functional Verification Test Plan

2

3 July 19, 2018

4 **Abstract**

5 This document enumerates features to be tested, and defines test procedures for single-chip
6 verification of AMACv2. This document will be augmented to act as a test record. System-level
7 and production test procedures are outside the scope of this document.

8 **Revision History**

Revision	Date	Author(s)	Description
0.0	19 July 2018	P: A.N.	Initial outline

9 Contents

10	1 Related Documents	4
11	2 AMACv2 Feature Test List	5
12	2.1 Current Consumption	5
13	2.2 Digital Pins	5
14	2.2.1 ROPG (ring oscillator power good)	5
15	2.2.2 LAM ("look-at-me")	5
16	2.2.3 LDx0en, LDy0en, LDx1en, LDy1en, LDx2en, LDy2en	5
17	2.2.4 ResetB	5
18	2.2.5 SSSHx, SSSHy	5
19	2.2.6 HrstBx, HrstBy	5
20	2.2.7 DCDCen	5
21	2.2.8 DCDCadj / GPO	6
22	2.2.9 ID[4:0]	6
23	2.2.10 OFin	6
24	2.2.11 OFout	6
25	2.2.12 GPI	6
26	2.2.13 PGOOD	6
27	2.3 Analog Pins	6
28	2.3.1 ClkOut	6
29	2.3.2 AMBG600	7
30	2.3.3 AMBG900	7
31	2.3.4 VDDREG1/2	7
32	2.3.5 Shuntx, Shnty	7
33	2.3.6 CALx, CALy	7
34	2.3.7 NTCxp/n, NTCyp/n, NTCpbp/n	7
35	2.3.8 Hrefx, Hrefy	7
36	2.3.9 PTAT	7
37	2.3.10 Cur10Vp/n	7
38	2.3.11 Cur1Vp/n	7
39	2.3.12 DCDCin	7
40	2.3.13 HVret1/2	7
41	2.3.14 HVref1/2	7
42	2.3.15 CAL	7
43	2.4 HVOsc0/1/2/3	7
44	2.5 Power Pins	7
45	2.5.1 VDDL1/2	7
46	2.5.2 VDCDC1/2	7
47	2.5.3 VDDHI	8
48	2.6 Communications Pins	8
49	2.6.1 CMDinP/N	8
50	2.6.2 CMDoutP/N	8
51	2.7 AM Channel Tests	9
52	2.7.1 DCDC converter output (scaled)	9
53	2.7.2 Linear regulator output (scaled)	9
54	2.7.3 DCDC converter input (scaled)	9

55	2.7.4	Regulated VDD	9
56	2.7.5	AMBG600/AMBG900	9
57	2.7.6	CAL from EoS	9
58	2.7.7	CALx/y from DAC	9
59	2.7.8	Shuntx/y from DAC	9
60	2.7.9	NTCx/y/pb	9
61	2.7.10	Hrefx/y from hybrids	9
62	2.7.11	DCDC input current	9
63	2.7.12	DCDC output current	9
64	2.7.13	HV current return monitor	9
65	2.7.14	die temp (PTAT)	9
66	2.7.15	MUX functionality	9
67	2.8	DAC Functionality	9
68	2.9	AM functionality	10
69	2.9.1	Enable/disable	10
70	2.9.2	Default value	10
71	2.9.3	Overflow value	10
72	2.9.4	Full 10-bit range 0-1023	10
73	2.9.5	Values below zero	10
74	2.9.6	Analog noise injection / flag limit tolerance, dither, ramp latch time	10
75	2.10	Digital Functions	10
76	2.10.1	Resets	10
77	2.10.2	WARN	10
78	2.10.3	Flags	10
79	2.10.4	Interlock	10
80	2.11	Endeavour	10
81	2.12	Parametric Tests	11
82	2.13	Irradiation Tests	11
83	3	AMACv2 Test Plan	12
84	3.1	Power-up	12
85	3.2	Digital Functional Tests	12
86	3.3	Analog Functional Tests	12
87	3.4	Radiation Tolerance	12
88	3.4.1	TID	12
89	3.4.2	SEU	12
90	4	AMACv2 Test Record	13

1 Related Documents

The main SVN repository for code and documentation is located at:
<https://svnweb.cern.ch/cern/wsvn/itkstrasic/AMACv2/>. Please refer to [doc/README.txt](#) for the latest version of the specification, as well as schematics, register map, Verilog, and verification code for the November 2017 MPW ASIC.

2 AMACv2 Feature Test List

2.1 Current Consumption

Measure before configuration, and after various configurations. Gather statistics from several single-chip test cards.

2.2 Digital Pins

2.2.1 ROPG (ring oscillator power good)

Output. Confirm pin goes logic high approximately 250µs after power is applied.

2.2.2 LAM ("look-at-me")

Output. Confirm that LAM pulse is generated upon interlock if enabled in registers 60-25, bit 16. Confirm multiple LAM pulses are generated upon successive interlocks that are not cleared.

2.2.3 LDx0en, LDy0en, LDx1en, LDy1en, LDx2en, LDy2en

Outputs. Confirm pins go logic high when corresponding bits in registers 40/41 are written. Confirm pins go logic low after enabled if corresponding interlock occurs.

2.2.4 ResetB

Input. Confirm that logic low pulse resets AMACv2 to default condition (all registers to default values, additional SETID required).

2.2.5 SSSHx, SSSHx

Inputs. Confirm that logic high pulse resets Endeavour communications block (register states persist, additional SETID required). Validate deglitching.

2.2.6 HrstBx, HrstBy

Outputs. Confirm pins go logic high when corresponding bits in registers 46/47 are written.

2.2.7 DCDCen

Output. Confirm pin goes logic high when registers 42/43, bit 0 are written.

2.2.8 DCDCAdj / GPO

Outputs. Confirm pins go logic high when corresponding bits in register 42/43 are written.

2.2.9 ID[4:0]

Inputs. Confirm bits can read in serial number register 31.

2.2.10 OFin

Input. Confirm that DCDCen is disabled when OFin is asserted. Validate deglitching.

2.2.11 OFout

Output. Confirm pin is goes high when registers 46/47, bit 0 are written.

2.2.12 GPI

Input. Confirm pin state can be read in status register 0, bit 12.

2.2.13 PGOOD

Input. Confirm pin state can be read in status register 0, bit 8. Confirm DCDCen cannot be enabled when PGOOD is logic high, if and only if this functionality is enabled by setting registers 50/51, bit 8.

2.3 Analog Pins

2.3.1 ClkOut

Output. Confirm 40MHz nominally.

2.3.2 AMBG600**2.3.3 AMBG900****2.3.4 VDDREG1/2****2.3.5 Shuntx, Shunty****2.3.6 CALx, CALy****2.3.7 NTCxp/n, NTCyp/n, NTCpbp/n****2.3.8 Hrefx, Hrefy****2.3.9 PTAT****2.3.10 Cur10Vp/n****2.3.11 Cur1Vp/n****2.3.12 DCDCin****2.3.13 HVret1/2****2.3.14 HVref1/2****2.3.15 CAL****2.4 HVOsc0/1/2/3**

Output.

- Measure HV oscillator drive capability (charge pump to voltage attained)
- Measure 4 frequency settings
- Confirm enable/disable

2.5 Power Pins**2.5.1 VDDL1/2**

Confirm operational ranges. Confirm PoR threshold.

2.5.2 VDCDC1/2

Switch AMAC power from linear regulator to DCDC converter power.

2.5.3 VDDHI**2.6 Communications Pins****2.6.1 CMDinP/N**

Input. Measure voltage at receive side.

2.6.2 CMDoutP/N

Output.

- Measure current drive
- Measure common mode of driver
- Confirm high impedance when not transmitting (475ns window for switch-on)

2.7 AM Channel Tests

2.7.1 DCDC converter output (scaled)

2.7.2 Linear regulator output (scaled)

2.7.3 DCDC converter input (scaled)

2.7.4 Regulated VDD

2.7.5 AMBG600/AMBG900

2.7.6 CAL from EoS

2.7.7 CALx/y from DAC

2.7.8 Shuntx/y from DAC

2.7.9 NTCx/y/pb

2.7.10 Hrefx/y from hybrids

2.7.11 DCDC input current

2.7.12 DCDC output current

2.7.13 HV current return monitor

2.7.14 die temp (PTAT)

2.7.15 MUX functionality

2.8 DAC Functionality

TDB: bais bits, dynamic range.

2.9 AM functionality

2.9.1 Enable/disable

2.9.2 Default value

2.9.3 Overflow value

2.9.4 Full 10-bit range 0-1023

2.9.5 Values below zero

2.9.6 Analog noise injection / flag limit tolerance, dither, ramp latch time

2.10 Digital Functions

2.10.1 Resets

- Commanded hard reset
- Commanded soft reset

2.10.2 WARN

2.10.3 Flags

- Flag limit setting
- Synthetic flags
- Flag latch
- Flag clear
- Flag validation: 2,3,4 ramp cycles
- Edge cases: value below zero, comparator never fires
- Confirm all flags mapped to corresponding limit registers

2.10.4 Interlock

- Enable/disable/clear
- Confirm all states of state machine are exercised
- Confirm all interlocks are mapped to corresponding channels, high and low limit
- More than one LDO interlock programmed
- Synthetc flag interlocks

2.11 Endeavour

- Invalid commands: headers, COMMID, packet size, bitwidth, EoS frequency tolerance
- Pseudorandom data
- Check sequence numbers
- Check CRC validation

- 218 • Violate SETID quiescent time
- 219 • Send command while busy
- 220 • PADID and eFuse matching, wildcard IDs
- 221 • Effect of hard/soft/SSSH reset
- 222 • R/W all registers
- 223 • READNEXT

224 **2.12 Parametric Tests**

225 **2.13 Irradiation Tests**

- 226 Test system infrastructure functionality to be confirmed (long cable tests for TID tests, test board
227 temperature monitoring and control, etc.).

3 AMACv2 Test Plan

3.1 Power-up

This power-up sequence is not intended to be the default use case. Single-chip bringup only.

- Apply VDDL
- Measure AMACv2 current before configuration
- Measure AMACv2 VDDREG, AMBG600, AMBG900. Gather statistics on multiple MPW chips.
- Measure ROPG pin
- Measure RO frequency on RO pin
- Send SETID
- Read PADID from serial number register 31
- PGODD pin: read status register 0
- Calibrate RO, AMBG600/AMBG900/VDDREG, AM bandgap, record calibration values (histograms)
- Read a AM register and see the default value
- Calibrate AM: zero cal, ramp slope, BG fine tune
- Measure current after config
- Put voltage on CAL and read back
- Test other channels
- DAC calibration, compare with AM measurement

3.2 Digital Functional Tests

All detailed procedures for test items above to be specified here.

3.3 Analog Functional Tests

TBD: CAL, Hrefx/y: input offset variation as a function of voltage, linearity

3.4 Radiation Tolerance

3.4.1 TID

3.4.2 SEU

255 4 AMACv2 Test Record

256 Results of above tests to be recorded here.