



# AMAC V2 TEST & CONTROL BLOCK DIAGRAM



4/27/18

Godwin Mayers




UNIVERSITY OF PENNSYLVANIA  
HIGH ENERGY PHYSICS

ATCB Block Diagrams

Size A	Document Number <Doc>	Top	Rev 1
Date: Thursday, May 10, 2018	Sheet 1 of 12	Designer: G.Mayers	

# AMAC CARRIER AND DUT BOARDS


3 50 POSITION HEADER  
CONNECTOR 0.050(1.27mm)  
TO AMAC TEST & CONTROL  
BOARD



3/12/18

Godwin Mayers

2





**UNIVERSITY OF PENNSYLVANIA  
HIGH ENERGY PHYSICS**

**AMAC CARRIER & DUT**

Size A	Document Number <Doc>	Top	Rev <RevCode>
Date: Thursday, May 10, 2018	Sheet 1 of 1	Designer: G.Mayers	

#### 4. LDO REGULATOR BREAKAWAY MODULES






R1 and R2 blocks only serve as place holders when referencing table below and show where external resistor fit in the circuit.


Table 1. Output Voltage Resistor Divider Values

V <sub>OUT</sub> (V)	R1 (k)	R2 (k)
1.5	237	54.9
1.8	237	113
2.5	243	255
3	232	340
3.3	210	357
5	200	619



**Table 1. Output Voltage Resistor Divider Values**

V <sub>OUT</sub> (V)	R1 (k)	R2 (k)
1.5	237	54.9
1.8	237	113
2.5	243	255
3	232	340
3.3	210	357
5	200	619







Table 1. Output Voltage Resistor Divider Values

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)
-2.5	12.1	12.7
-3.0	12.1	17.8
-3.3	12.1	20.5
-5.0	12.1	37.4
-12.0	12.1	107
-15.0	12.4	140

#### 4. LDO REGULATOR BREAKAWAY MODULES










Table 2. Recommended Feedback-Resistor Values

V <sub>OUT(TARGET)</sub> (V)	FEEDBACK RESISTOR VALUES <sup>(1)</sup>	
	R <sub>1</sub> , R <sub>3</sub> (kΩ)	R <sub>2</sub> , R <sub>4</sub> (kΩ)
0.8	Short	Open
1.00	2.55	10.2
1.20	5.9	11.8
1.50	9.31	10.7
1.80	1.87	1.5
1.90	15.8	11.5
2.50	2.43	1.15
3.00	3.16	1.15
3.30	3.57	1.15
5.00	10.5	2










Table 1. Output Voltage Resistor Divider Values

V <sub>OUT</sub> (V)	R1 (kΩ)	R2 (kΩ)
-2.5	12.1	12.7
-3.0	12.1	17.8
-3.3	12.1	20.5
-5.0	12.1	37.4
-12.0	12.1	107
-15.0	12.4	140


## 1. AMAC DUT CONNECTORS




### RING OSC COAX CONNECTION




### LVDS TERMINATION




## 2. TACH BREAKAWAY MODULES



## 3. COLD-PLATE NTC CONNECTORS



## 4. PCB MOUNT HOLES



# 1. ATCB Interface Connectors

The diagrams show the pinout for three connectors: J1, J2, and J3. Each connector is a 50-pin D-sub connector (ESHF-125-01-L-D-TH).

**J1 Pinout:**

- 1: CkOut
- 2: HVosc<0>
- 3: HVosc<1>
- 4: HVosc<2>
- 5: HVosc<3>
- 6: DDCEn
- 7: RESETB
- 8: NTCy\_P
- 9: NTCpb\_P
- 10: NTCx\_P
- 11: GPO
- 12: OFin
- 13: HrstBy
- 14: SSSHx
- 15: LDY2en
- 16: LDY1en
- 17: LDY0en
- 18: ID<0>
- 19: ID<2>
- 20: ID<4>
- 21: Shuntx\_P
- 22: CALy\_P
- 23: CALx\_P
- 24: Ext\_NTC\_ADC1\_P0
- 25: NTC\_Isource
- 26: VDD\_OFFSET1
- 27: VDD\_OFFSET2
- 28: HVref\_DAC
- 29: CAL\_DAC
- 30: PTAT\_DAC
- 31: CurI0Vp\_DAC
- 32: CurI1Vp\_DAC
- 33: CMDOUT\_P
- 34: CMDIN\_N
- 35: CMDIN\_P
- 36: HVCtrl0\_P
- 37: AM600BG\_P
- 38: AM900BG\_P
- 39: Shuntx\_N
- 40: CALy\_N
- 41: CALx\_N
- 42: Ext\_NTC\_ADC1\_N0
- 43: VDD\_M8\_P
- 44: VDD\_M7\_P
- 45: VDD\_M6\_P
- 46: VDD\_M5\_P
- 47: VDD\_M4\_P
- 48: VDD\_M3\_P
- 49: VDD\_M2\_P
- 50: VDD3v3

**J2 Pinout:**

- 1: HVCtrl0\_P
- 2: AM600BG\_P
- 3: AM900BG\_P
- 4: Shuntx\_P
- 5: CALy\_P
- 6: CALx\_P
- 7: Ext\_NTC\_ADC1\_P0
- 8: NTC\_Isource
- 9: VDD\_OFFSET1
- 10: VDD\_OFFSET2
- 11: HVref\_DAC
- 12: CAL\_DAC
- 13: PTAT\_DAC
- 14: CurI0Vp\_DAC
- 15: CurI1Vp\_DAC
- 16: CMDOUT\_P
- 17: CMDIN\_N
- 18: CMDIN\_P
- 19: HVCtrl0\_P
- 20: AM600BG\_P
- 21: AM900BG\_P
- 22: Shuntx\_N
- 23: CALy\_N
- 24: CALx\_N
- 25: Ext\_NTC\_ADC1\_N0
- 26: VDD\_M8\_P
- 27: VDD\_M7\_P
- 28: VDD\_M6\_P
- 29: VDD\_M5\_P
- 30: VDD\_M4\_P
- 31: VDD\_M3\_P
- 32: VDD\_M2\_P
- 33: VDD3v3

**J3 Pinout:**

- 1: HVCtrl0\_P
- 2: HVCtrl2\_P
- 3: HVCtrl3\_P
- 4: HVref2
- 5: VDD\_M8\_P
- 6: VDD\_M7\_P
- 7: VDD\_M6\_P
- 8: VDD\_M5\_P
- 9: VDD\_M4\_P
- 10: VDD\_M3\_P
- 11: VDD\_M2\_P
- 12: VDD3v3
- 13: TEMP\_CTRL\_NTC\_P2
- 14: TEMP\_CTRL\_NTC\_P1
- 15: HVCtrl1\_N
- 16: HVCtrl2\_N
- 17: HVCtrl3\_N
- 18: HVref1
- 19: VDD\_M8\_N
- 20: VDD\_M7\_N
- 21: VDD\_M6\_N
- 22: VDD\_M5\_N
- 23: VDD\_M4\_N
- 24: VDD\_M3\_N
- 25: VDD\_M2\_N
- 26: VDD3v3
- 27: TEMP\_CTRL\_NTC\_N2
- 28: TEMP\_CTRL\_NTC\_N1

## 2. AMAC To FPGA DIO Level Translators

The diagrams illustrate the connection of an SN74AVCH8T245PWR translator between an FPGA and an AMAC. The translator is configured as a bidirectional buffer, with its direction (DIR) set by a 10K resistor to ground. The translator's VCCA, VCCB1, and VCCB2 pins are connected to VDD2V5, and its OE pin is connected to VDD1V2. The translator's pins 11, 12, and 13 are connected to the AMAC's GND1, GND2, and GND3 pins, respectively. The translator's pins 14-22 are connected to the FPGA's pins 3-10 and 22, respectively. The translator's pins 1-10 are connected to the AMAC's pins 1-10, respectively. The translator's pins 11-13 are connected to the AMAC's GND1, GND2, and GND3 pins, respectively. The translator's pins 14-22 are connected to the FPGA's pins 3-10 and 22, respectively.

**Left Diagram (FPGA to AMAC):**

- FPGA Pins:** LAM (3), DCDGad (4), HrstBX (5), LDY2en (6), LDY1en (7), LDY0en (8), RO\_PG\_O (9), FPGA\_LDx0en (10), LVL\_TRANS\_EN (22).
- Translator (U15):** VCCA (23), VCCB1 (24), VCCB2 (24), OE (24), DIR (2), B8 (14), B7 (15), B6 (16), B5 (17), B4 (18), B3 (19), B2 (20), B1 (21), GND1 (11), GND2 (12), GND3 (13).
- AMAC Pins:** LAM (14), DCDGad (15), HrstBX (16), LDY2en (17), LDY1en (18), LDY0en (19), RO\_PG\_O (20), FPGA\_LDx0en (21), LVL\_TRANS\_EN (22).

**Right Diagram (FPGA to AMAC):**


- FPGA Pins:** DCDGad (3), GPO (4), OFout (5), HrstBy (6), LDx2en (7), LDx1en (8), LVL\_TRANS\_EN (22).
- Translator (U16):** VCCA (23), VCCB1 (24), VCCB2 (24), OE (24), DIR (2), B8 (14), B7 (15), B6 (16), B5 (17), B4 (18), B3 (19), B2 (20), B1 (21), GND1 (11), GND2 (12), GND3 (13).
- AMAC Pins:** DCDGad (14), GPO (15), OFout (16), HrstBy (17), LDx2en (18), LDx1en (19), LVL\_TRANS\_EN (22).

### 3. FPGA To AMAC DIO Level Translators




Size B	Document Number <Doc>	6.Misc	Rev <RevCode>
Date: Thursday, May 10, 2018		Sheet 1 of 12	Designer: G.Mayers

## 1. NTC Current Source




## 2. HV\_SW MUX




## 3. COLD-PLATE NTC CONNECTORS




## 4. LDO REGULATOR BREAKAWAY MODULES











# UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS


## OSC LEVEL SHIFTER

Size A	Document Number <Doc>	Oscillator Level Shifter	Rev <RevCode>
Date: Thursday, May 10, 2018	Sheet 1 of 12	Designer: G.Mayers	


## 1. AMAC POWER




## 2. MAIN POWER INDICATORS




## 3. EXTERNAL POWER CONNECTIONS




## 1. COLD-BOX BREAK-OUT CONNECTORS




## 2. COLD-PLATE NTC CONNECTORS




## 3. RING OSC COAX CONNECTION



## 4. PCB MOUNT HOLES





### 1. AMAC Analog I/O Hookup (Power Board Interface)

### 2. AMAC IV MEASUREMENT INTERFACE


### 3. HV CONTROLS (TACH)

### 4. AMAC CARRIER & ATCB INTERFACE CONNECTORS




**UNIVERSITY OF PENNSYLVANIA  
HIGH ENERGY PHYSICS**

**AMAC\_CARRIER**

Size 8	Document Number <Doc>	2AM_Carrier	Rev <RevCode>
Date: Thursday, May 10, 2018	Sheet 3 of 12	Designer: S.Mayers	



#### 4. AMAC CARRIER & ATCB INTERFACE CONNECTORS





**UNIVERSITY OF PENNSYLVANIA**  
**HIGH ENERGY PHYSICS**

AMAC\_CARRIER

Size B	Document Number <Doc>	2.AM Carrier	Rev <RevCode>
Date: Thursday, May 10, 2018		Sheet 3 of 12	Designer: G.Mayers












## 1. HVret Current Source




## 3. LVDS Level Shifter





## 2. OSC. Level Shifter To FPGA



## 4. Digital Pots For AMAC NTC Inputs





# UNIVERSITY OF PENNSYLVANIA HIGH ENERGY PHYSICS


Buffer





Size	Document Number	BreakawayBufferB	Rev	<RevCode>
<Page Size>	<Page Size>	Sheet 9 of 12	Designer:	G.Mayers

Date: Thursday, May 10, 2018

Sheet 9 of 12

Designer: G.Mayers








**UNIVERSITY OF PENNSYLVANIA  
HIGH ENERGY PHYSICS**

Ref\_Buffer

Size	Document Number	Ref_Buffer	Rev <RevCode>
<Page Size>	<Page Size>	Sheet 9 of 12	Designer: G.Mayers
Date: Thursday, May 10, 2018			







### 3. VPOS LDO REGULATOR MODULES





Table 1. Output Voltage Resistor Divider Values

V <sub>out</sub> (V)	R1 (k)	R2 (k)
1.5	237	54.9
1.8	237	113
2.5	243	255
3	232	340
3.3	210	357
5	200	619

### 2. MAIN POWER IN



### 3. VNEG LDO REGULATOR MODULES




Table 1. Output Voltage Resistor Divider Values

V <sub>out</sub> (V)	R1 (k)	R2 (k)
-2.5	12.1	12.7
-3.0	12.1	17.8
-3.3	12.1	20.5
-5.0	12.1	37.4
-12.0	12.1	107
-15.0	12.4	140

### 4. MAIN POWER MONITOR & CONTROL

