

Jiangxi University of Science and Technology

#### DIGITAL DESIGN

# Lecture 6: Logic gate & Universal GATE



DR AJM



- •AND gate(.) The AND gate gives an output of 1 if both the two inputs are 1, it gives 0 otherwise.
- •OR gate(+) The OR gate gives an output of 1 if either of the two inputs are 1, it gives 0 otherwise.
- •NOT gate(') The NOT gate gives an output of 1 input is 0 and vice-versa.
- •**XOR gate**() The XOR gate gives an output of 1 if either both inputs are different, it gives 0 if they are same.

Three more logic gates are obtained if the output of above-mentioned gates is negated.


**NAND gate()-** The NAND gate (negated AND) gives an output of 0 if both inputs are 1, it gives 1 otherwise.

•NOR gate()- The NOR gate (negated OR) gives an output of 1 if both inputs are 0, it gives 1 otherwise.

**XNOR gate**()- The XNOR gate (negated XOR) gives an output of 1 both inputs are same and 0 if both are different.

Every Logic gate has a graphical representation or symbol associated with it. Below is an image which shows the graphical symbols and truth tables associated with each logic gate.






The 2-input Logic AND Gate




Symbol	Truth Table		
	В	А	Q
A O Q	0	0	0
A	0	1	1
+ B Q	1	0	1
	1	1	1

The 2-input Logic OR Gate













INPUT	ОПТРИТ	
Α	COIPOI	
О	0	
1	1	



INPUT	ОПТРИТ	
Α	001701	
0	1	
1	0	





INPUT		CUITDUIT	
Α	В	ОПТРОТ	
0	0	О	
1	0	0	
0	1	0	
1	1	1	



IN	PUT	ОПТРИТ	
Α	В	001701	
0	0	0	
1	0	1	
0	1	1	
1	1	1	



INPUT		OUTPUT
Α	В	COIPOI
0	0	О
1	0	1
0	1	1
1	1	0





INPUT		OUTPUT
Α	В	OUIPUI
0	0	1
1	0	1
0	1	1
1	1	0



INPUT		ОИТРИТ
Α	В	OUTPOI
0	0	1
1	0	0
0	1	0
1	1	0



INPUT		ОПТРИТ	
Α	В	OOIPOI	
0	0	1	
1	0	o	
0	1	0	
1	1	1	



DR AJM



- Another very useful gate is the exclusive OR (XOR) gate.
- The output of the XOR operation is true only when the values of the inputs differ.


X XOR Y			
X	Y	$X \oplus Y$	
0	0	0	$x \longrightarrow \int x \oplus x$
0	1	1	v
1	0	1	- 1L
1	1	0	

Note the special symbol ⊕ for the XOR operation.





• NAND and NOR are two very important gates. Their symbols and truth tables are shown at the right.





## Summary Exclusive-OR Logic



Output

Inputs

B


The truth table for an exclusive-OR gate is

Notice that the output is HIGH whenever *A* and *B* <u>disagree</u>.


The Boolean expression is

$$X = A\overline{B} + \overline{A}B$$


The circuit can be drawn as



Symbols:



Distinctive shape outline



Rectangular



## Summary Exclusive-NOR Logic




The truth table for an exclusive-NOR gate is

Notice that the output is HIGH whenever A and B agree.


The Boolean expression is


$$X = A\overline{B} + AB$$


The circuit can be drawn as



Symbols:








Rectangular


uts	Output	
В	X	
0	1	
1	0	
0	0	
1	1	
		B X 0 1


## Summary Universal Gates




NAND gates are sometimes called **universal** gates because they can be used to produce the other basic Boolean functions.














## Summary Universal Gates




NOR gates are also universal gates and can form all of the basic gates.










NAND gate




DR AJM

#### Universal NAND










DR AJM


#### Universal NAND









































#### Universal Logic Gates



- Out of the seven logic gates discussed above, NAND and NOR are also known as **universal gates** since they can be used to implement any digital circuit without using any other gate. This means that every gate can be created by NAND or NOR gates only.
- Implementation of three basic gates using NAND and NOR gates is shown below –








## XOR gate



- For the **XOR gate**, NAND and NOR implementation is –
- Implemented Using NAND –






#### NOR



• Implemented using NOR –




**Note** – For implementing XNOR gate, a single NAND or NOR gate can be added to the above circuits to negate the output of the XOR gate.



#### NOT



A NOT gate is made by joining the inputs of a NAND gate together. Since a NAND gate is equivalent to an AND gate followed by a NOT gate, joining the inputs of a NAND gate leaves only the NOT gate.




#### Truth Table

Input A	Output Q
0	1
1	0



#### AND

• An AND gate is made by inverting the output of a NAND gate as shown below.



#### Truth Table

Input A	Input B	Output Q	
0	0	0	
0	1	0	
1	0	0	
1	1	1	



DR AJM

#### OR


DIGITAL SYSTEMS DESIGN

- If the truth table for a NAND gate is examined or by applying De Morgan's Laws, it can be seen that if any of the inputs are 0, then the output will be 0.
- To be an OR gate, however, the output must be 1 if any input is 1. Therefore, if the inputs are inverted, any high input will trigger a high output.









Q = A OR B

= ( A NAND A ) NAND ( B NAND B )


Truth Table

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	1



#### NOR

• A NOR gate is an OR gate with an inverted output. Output is high when neither input A nor input B is high.



#### Truth Table

Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	0



#### XOR

Desired XOR Gate


NAND Construction

• An XOR gate is made by connecting four NAND gates as shown below. This construction entails a propagation delay three times that of a single NAND gate. Q=AXORB









= [ A NAND ( A NAND B ) ] NAND B NAND ( A NAND B ) ]

#### Truth Table

Input A	Input B	Output Q
0	0	0
0	1	1
1	0	1
1	1	0





#### Desired Gate

#### NAND Construction



• Alternatively, the B-input of the XNOR gate with the 3-gate propagation delay can be inverted. This construction uses five gates instead of four.





Q = A XOR B

= [B NAND (A NAND A)] NAND [A NAND (B NAND B)]





#### XNOR

- An XNOR gate is made by connecting the output of 3 NAND gates (connected as an OR gate) and the output of a NAND gate to the respective inputs of a NAND gate.
- This construction entails a propagation delay three times that of a single NAND gate and uses five gates.

Desired XNOR Gate







Q = A XNOR B

= [(A NAND A) NAND (B NAND B)] NAND (A NAND B)

#### Truth Table


Input A	Input B	Output Q
0	0	1
0	1	0
1	0	0
1	1	1



## XOR gate

DIGITAL SYSTEMS DESIGN

- Alternatively, the 4-gate version of the XOR gate can be used with an inverter.
- This construction has a propagation delay four times (instead of three times) that of a single NAND gate.






DR AJM



• NAND and NOR are known as universal gates because they are inexpensive to manufacture and any Boolean function can be constructed using only NAND or only NOR gates.






## Summary Not 40-


#### Nand Gate Equivalents






























#### Universal Gate



All gates o or equiv (q	an be made from a CD uad NAND gate IC)	4011	]		
AND	\$\tag{\tag{\tag{\tag{\tag{\tag{\tag{	A B Q 0 0 0 0 1 0 1 0 0 1 1 1			
OR		A B Q 0 0 0 0 1 1 1 0 1 1 1 1	NOT	<u>A</u>	A Q 0 1 1 0
NAND	A Q	A B Q 0 0 1 0 1 1 1 0 1 1 1 0	XOR		
NOR ⊃>-		A B Q 0 0 1 0 1 0	<del>-1</del> 25-	<u>B</u>	A B Q 0 0 0 0 1 1 1 0 1 1 1 0
		1 0 0			



#### Reference

http://www.ee.surrey.ac.uk/Projects/CAL/digital-logic/gatesfunc/

https://www.quora.com/Why-is-the-NAND-GATE-called-a-universal-gate



