Analog.com(//www.analog.com)

EngineerZone(//ez.analog.com)

AnalogDialogue(//www.analog.com/en/analog-dialogue.html)

my\nalog (//my.analog.com/)

Log In(/university/courses/electronics/electronics-lab-4?do=login&sectok=)







Resources and Tools (/resources)

Education Content (/university/courses/tutorials/index)

Wiki Help (/wiki/help)

Wiki Tools

search wiki

This version (12 Jul 2019 12:50) was *approved* by andreeapop, amiclaus.

The Previously approved version (/university/courses/electronics/electronics-lab-4?rev=1551780266) (05 Mar 2019 11:04) is available.


# Activity: A BJT Curve Tracer

# Objective:

The purpose of this activity is to investigate the collector current,  $I_C$  vs. collector voltage,  $\underline{V}$  (volt) $_{CE}$  characteristics of the BJT. The kit of parts the student has will contain a number of transistors (ideally both NPN and PNP devices of various types). Many of the activities in this series make use of the matching or relative size of the devices in their operation. The student, after successfully configuring the curve tracer, should serialize and measure their devices and sort this inventory of transistors by various parameters such as gain (beta),  $\underline{V}$  (volt) $_{BE}$  etc.


# Background:

The variable analog outputs supplied by the ADALM2000 hardware are voltages. The BJT collector current is controlled by the base current. The AWG output voltage must be converted into a suitable current to drive the base terminal of the device under investigation. A simple resistor can be used to convert a voltage into a current, as shown in figure 1. However, only if the voltage across the resistor is known or controlled in some way. In this simple circuit, the base current  $I_B = (\underline{V.(volt)_{AWG1}} - \underline{V.(volt)_{AWG1}} - \underline{V.(volt)_{AWG1}}$  to known values but we don't know the exact value of  $\underline{V.(volt)_{BE}}$ . We can of course remove an estimate of the  $\underline{V.(volt)_{BE}}$  mathematically. This is still only an estimate.



(/ detail/university/courses/electronics/a4 f1.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 1, Simple  $I_C$  vs  $\underline{V(volt)}_{CE}$  circuit



(/ detail/university/courses/electronics/a4 nf1.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 2, Simple I<sub>C</sub> vs <u>V (volt)</u><sub>CE</sub> circuit breadboard connection

## Materials:

ADALM2000 Active Learning Module

Solder-less Breadboard

- 1 100KΩResistors
- 1 100ΩResistor
- 1 small signal NPN transistor (2N3904 or SSM2212)

# **Directions and Setup:**

Build the simple curve tracer circuit shown in Figure 1. The green boxes indicate where to connect the ADALM2000. Using the Scopy Signal Generator tool, in Channel 2 Buffer tab import the csv file for the stairstep signal needed. Now at this point set the amplitude to 2 <u>V (volt)</u> and the offset to 2.6 <u>V (volt)</u>. The waveform in the display should start at 0.6V and increase in 1 <u>V (volt)</u> increments to 4.6 <u>V (volt)</u> (0.6, 1.6, 2.6, 3.6, 4.6). For each step to be 5 mSec long for a total of 25 mSec, set the sampling rate 200 Hz. In Signal Generator Channel 1 configure a triangle wave with an amplitude of 5V and an offset of 2.5V (wave should swing from 0 to 5V). Set the frequency to 200 Hz (5 times the 40 Hz of channel 2). Comparing the waveforms in Channel 1 and Channel 2, the triangle wave in Channel 1 should go through one cycle from 0 to 5 <u>V (volt)</u> and back to zero during the time of one step in the waveform in Channel 2. It will probably be necessary to set the phase of Channel 1 to 90 degrees to make them line up in this way.

### **Procedure:**


The 1  $\underline{V}$  (volt) steps in the voltage driving the 100K $\Omega$  base resistor will produce approximately 1  $\underline{V}$  (volt)/100K $\Omega$  or 10 uA steps in the base current. Using the scope in XY mode plot channel 1 on the horizontal axis ( $\underline{V}$  (volt)<sub>CE</sub>) and channel 2 ( $I_C$ ) on the vertical axis. You should see a set of 5 curves of  $I_C$  vs.  $\underline{V}$  (volt)<sub>CE</sub>, one for each of the 5 different base current levels. These base current levels should be approximately 0, 10uA, 20uA, 30uA and 40uA. It may be necessary to slightly adjust the 0.6V level of the first step of AWG2 up or down slightly to insure it is right at the initial turn on value ( $I_B$ =0 and  $I_C$ =0) of the transistor you are testing.

### **Questions:**

- 1. From the measured data calculate the current gain Beta ( $I_C/I_B$ ) for each device.
- 2. Using the curve for the highest base current step, calculate the early voltage for each device.
- 3. Calculate the Beta Early voltage product (b\*VA) for each device.
- 4. Compare your results with manufacturer specifications for each device measured.


### The Gummel Plot

The Gummel plot is the combined plot of the collector and base currents ( $I_C$  and  $I_B$ ) of a transistor vs. the base-emitter voltage,  $\underline{\underline{V}}$  ( $\underline{\underline{Volt}}$ )<sub>BE</sub>, on a semi-logarithmic scale. This plot is very useful in device characterization because it reflects on the quality of the emitter-base junction while the base-collector bias,  $\underline{\underline{V}}$  ( $\underline{\underline{Volt}}$ )<sub>BC</sub>, is kept at a constant. A number of other device parameters can be garnered either quantitatively or qualitatively directly from the Gummel plot: the DC gain, Beta, base and collector ideality factors, nIb and nIc; series resistances and leakage currents. (<a href="http://en.wikipedia.org/wiki/Gummel plot">http://en.wikipedia.org/wiki/Gummel plot</a>]




(/ detail/university/courses/electronics/a4 f2.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 3, Circuit to generate a Gummel Plot



(/ detail/university/courses/electronics/a4 nf2.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 4, Circuit to generate a Gummel Plot breadboard connection



(/\_detail/university/courses/electronics/a4\_f3.jpg?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 5, Example Gummel Plot

(From: <a href="http://www.synopsys.com/Tools/TCAD/Pages/hbtprocessing.aspx">http://www.synopsys.com/Tools/TCAD/Pages/hbtprocessing.aspx</a>])

# A more accurate approach to create IB

# Objective:

We need to somehow remove  $\underline{V(\text{volt})}_{BE}$  from the equation in figure 1 which sets  $I_B$ . The circuits shown in figures 6 and 8 perform the function to force  $\underline{V(\text{volt})}_{AWG1}$  across the  $10K\Omega$  resistor independent of the value of  $\underline{V(\text{volt})}_{BE}$ .

### **Materials:**

ADALM2000 Active Learning Module Solder-less Breadboard


1 - Dual Op AMP (such as ADTL082)

- 4  $10K\Omega$  Resistors
- 1 1KΩ Resistor
- 1 100Ω Resistor

- 1 small signal NPN transistor / PNP transistor (2N3904, 2N3906, SSM2212, SSM2220)
- 2 4.7 uF decoupling capacitors
- 1 1 uF filter capacitor

## **Directions and Setup:**

Below are schematics for both a common emitter and a common base BJT curve tracer test circuit for use with the ADALM2000. It uses one dual opamp (ADTL082) powered from the +/- 5 Volt board supplies. In the common emitter configuration, one opamp serves as a virtual ground at the base terminal to convert the voltage steps from waveform generator W2 into base current steps through a  $10K\Omega$  resistor. The collector voltage is swept using a ramp from generator W1.  $\underline{V}$  (volt)<sub>CE</sub> is measured differentially by scope inputs 1+, 1-. The collector current,  $I_C$  is measured by scope inputs 2+, 2- differentially across a  $100\Omega$  resistor. A ratio of 100 for the base and collector resistors is used because beta, the collector current to base current gain, is often approximately 100. The voltage on the base terminal can be offset to either +2.5V or -2.5V (or 0V) to increase the possible  $\underline{V}$  (volt)<sub>CE</sub> swing (by -2.5 for NPN or +2.5 for PNP). The +2.5V is generated by a voltage divider from the +5V supply and the -2.5V is generated by inverting the +2.5V with the second opamp in the dual op-amp (ADTL082). The base and emitter connection can be interchanged to configure the device under test (DUT) in the common base mode. The resistor values are changed to  $1K\Omega$  for both in this configuration. This ratio of one is appropriate given that alpha, the ratio of emitter current to collector current, is very close to one. The voltage from W2 now sets the emitter current and the ramp on W1 sweeps the  $\underline{V}$  (volt)<sub>CB</sub> and is measured differentially with 1+, 1-. The collector current  $I_C$  is measured differentially across the  $1K\Omega$  resistor with 2+, 2-.





(/\_detail/university/courses/electronics/a4\_f4.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 6, Common Emitter configuration

(/ detail/university/courses/electronics/a4 nf4.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 7, Common Emitter configuration breadboard connection






(/ detail/university/courses/electronics/a4 f5.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)


Figure 8, Common Base configuration

(/\_detail/university/courses/electronics/a4\_nf5.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 9, Common Base configuration breadboard connection

The following characteristic curves where taken using various NPN and PNP transistors in the common emitter configuration. A  $10K\Omega$  base resistor and  $100\Omega$  collector resistor was used in both cases.






(/\_detail/university/courses/electronics/a4\_f6.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 10, NPN  $I_C$  vs.  $\underline{V \text{ (volt)}}_{CE}$ 

NPN, beta is approximately 166.




(/ detail/university/courses/electronics/a4 f7.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 11, PNP I<sub>C</sub> vs. V (volt)<sub>CE</sub>


PNP, beta is approximately 200.

The following characteristic curves where taken using the same NPN and PNP transistors in the common base configuration. A  $1K\Omega$  emitter resistor and  $1K\Omega$  collector resistor was used in both cases



(/ detail/university/courses/electronics/a4 f8.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 12, NPN I<sub>C</sub> vs. V (volt)<sub>CB</sub>



(/ detail/university/courses/electronics/a4 f9.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 13, PNP I<sub>C</sub> vs. V (volt)<sub>CB</sub>

Further reading: http://en.wikipedia.org/wiki/Transistor\_curve\_tracer [http://en.wikipedia.org/wiki/Transistor\_curve\_tracer]

# Measuring Transistor VBE

# Objective:

The purpose of this activity is to characterize the base emitter voltage of a BJT. The  $\underline{V}$  (volt)<sub>BE</sub> vs. Collector current characteristic of the transistor is a key factor in circuits. Often transistors are used in pairs where the matching of the  $\underline{V}$  (volt)<sub>BE</sub> is important to proper circuit operation. In other cases the difference between the  $\underline{V}$  (volt)<sub>BE</sub> of two or more transistors is exploited in the operation of the circuit. Size matters,  $\underline{V}$  (volt)<sub>BE</sub> is a strong function of the size of the transistor, the emitter region at least.

### Materials:


Various -- small signal transistors (NPN and PNP)

- 1 Dual Op AMP (such as ADTL082)
- 1 1KΩResistor
- 2 4.7 uF decoupling capacitors

### **Directions:**

The circuit below, figure 14, can be used in conjunction with the ADALM2000 to accurately measure the  $\underline{V.(volt)_{BE}}$  vs. emitter current of an NPN transistor. Emitter current is used in this measurement rather than collector current but  $I_E$  and  $I_C$  are essentially the same given a high beta transistor. The op-amp supplies the base current and any bias current that might flow in the 2+ scope

input while forcing the emitter of the transistor to the (virtual) ground potential. Negative voltages applied by waveform generator W1 set the emitter current through the  $1K\Omega$  resistor. The same circuit can be used to measure PNP transistors by connecting the collector to Vn rather than Vp. Positive voltages applied by generator W1 set the emitter current through the  $1K\Omega$ resistor.



(/ detail/university/courses/electronics/a4 f10 1.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)


Figure 14, Circuit to measure V (volt)<sub>BE</sub>

# Hardware Setup:

(/ detail/university/courses/electronics/a4 nf10.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 15, Circuit to measure V (volt)<sub>BE</sub> breadboard connection

The generator output W1 should be configured for a 100 Hz triangle wave with 2 volt amplitude and -2 volt offset (for an NPN device). The single ended input of scope channel 2+ is used to measure the voltage at the base of the transistor (optionally connect 2- to the emitter to remove any input offset of the op-amp). The setup should be configured with channel 1 connected to display the output of W1 and channel 2 connected to display the base voltage. The emitter current is calculated as the voltage of W1 /  $1K\Omega$ .



### **Procedure:**

$$V_T = \frac{kT}{q} = \frac{1.38 \times 10^{-23} 300 \, K}{1.6 \times 10^{-19}} = 25 \, mV, approximately$$

(/\_detail/university/courses/electronics/a4\_e1.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

$$I_c = I_s e^{(q \mathit{Vbe/kT})}$$

(/ detail/university/courses/electronics/a4 e2.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

$$V_{be} = \frac{kT}{q} \ln(\frac{I_c}{I_c})$$

(/\_detail/university/courses/electronics/a4\_e3.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

$$\Delta V_{be} = V_{bel} - V_{be2} = \frac{kT}{q} \ln(\frac{I_{c1}}{I_{s1}}) - \frac{kT}{q} \ln(\frac{I_{c2}}{I_{s2}})$$

(/\_detail/university/courses/electronics/a4\_e4.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

$$\Delta V_{be} = V_{be1} - V_{be2} = \frac{kT}{q} \ln(\frac{I_{c1}}{I_{c2}}) \label{eq:delta_velocity}$$

(/\_detail/university/courses/electronics/a4\_e5.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

where:

 $V(volt)_T$  is the Thermal Voltage

I<sub>C</sub> is the collector current


<u>V (volt)</u><sub>BE</sub> is the base-emitter voltage

 $\Delta V_{BE}$  is the base-emitter offset voltage

 $\underline{k}$  (thousands (prefix, as in kHz,  $\underline{k}\Omega$ ,  $\underline{k}V$ ,  $\underline{k}W$ )) is Boltzmann's constant

q is the electron charge T is the absolute temperature In is the natural log  $I_S$  is the collector-emitter saturation current

When the collector-emitter saturation currents (emitter area) are equal, they cancel each other out, and Equation 4 reduces to Equation 5.




(/\_detail/university/courses/electronics/a4\_nf16.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 16, I<sub>E</sub> vs <u>V (volt)</u><sub>BE</sub> Scopy Plot

The  $I_E$  vs.  $\underline{V}$  (volt)<sub>BE</sub> data for two different size transistors is plotted in the next two graphs.


#### 2SC1815 Emitter current



(/ detail/university/courses/electronics/a4 f11.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 17, I<sub>E</sub> vs. V (volt)<sub>BE</sub>






(/ detail/university/courses/electronics/a4 f12.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 18, I<sub>E</sub> vs. <u>V (volt)</u><sub>BE</sub>

The difference between these two curves, or delta  $\underline{V(\text{volt})_{BE}}$ , is plotted here. It can be seen that this difference is relatively constant over a wide range of current and is about 66  $\underline{mV(\text{millivolt})}$ . From our  $\underline{V(\text{volt})_{BE}}$  equations this calculates to an effective emitter area difference of 12.7 between the two devices.

#### Delta Vbe = 66mV



(/\_detail/university/courses/electronics/a4\_f13.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)


Figure 19, DV<sub>BE</sub> 2S1815 / 2D438

### **Questions:**

- 1. From the measured data calculate the current gain Beta (  $I_{\text{C}}/I_{\text{B}}$  ) for each device.
- 2. Using the curve for the highest base current step, calculate the early voltage for each device.
- 3. Calculate the Beta Early voltage product (b\*VA) for each device.
- 4. Compare your results with manufacturer specifications for each device measured.

# Alternative Method

The circuits used earlier to make these measurements use the differential nature of the scope input channels of the ADALM2000 hardware. This was done, in part, to facilitate the conversion of the AWG's voltage output into a current suitable to drive the transistor's base. You may not always have access to instruments with differential input capability, such as standard bench top Oscilloscopes or the Analog Explorer student lab system. The following configuration, shown in figure 10, allows both the collector emitter voltage  $\underline{V}$  (volt)<sub>CE</sub> and the collector current  $I_C$  to be measured with ground referenced, singled ended, scope inputs while still converting the AWG voltage output into a suitable base current.



(/ detail/university/courses/electronics/a4 f14.png?id=university%3Acourses%3Aelectronics%3Aelectronics-lab-4)

Figure 20, Alternate curve tracer circuit

The circuit is built from one dual op-amp (ADTL082 for example or two single amplifiers) and a handful of resistors. Amplifier A1 is configured as a current to voltage converter such that the collector of the device under test (DUT) is forced to (virtual) ground and the voltage seen at its output represents  $I_C = V_c(volt)_{Scope2}/100$ . The second amplifier, A2, is configured as what is known as the "improved" Howland current source. The staircase voltage from AWG2 is converted into a current and applied to the base of the DUT. The emitter of the DUT, and thus the  $V_c(volt)_{CE}$  is swept by the voltage of AWG1. The Howland current source will supply a fixed current independent of the emitter (and base) voltage. Since the collector of the DUT is at ground, the voltage ramp supplied by AWG1 must be negative, i.e. (in other words) from -5V (or whatever the maximum negative voltage from the source is) to 0V. This is the minor concession that must be made to accommodate the single ended signal measurements. The  $V_c(volt)_{CE}$  as measured by Scope1 will need to be inverted to display a positive  $V_c(volt)_{CE}$  on the horizontal axis.

This same circuit can be used to measure PNP devices by simply configuring the ramp signal to be positive, <u>i.e. (in other words)</u>. from 0V to the maximum positive swing of the source.

#### Lab Resources:

- Fritzing files: bjt\_curve\_bb [https://minhaskamal.github.io/DownGit/#/home?url=https://github.com/analogdevicesinc/education\_tools/tree/master/m2k/fritzing/bjt\_curve\_bb]
- LTSpice files: bjt\_curve\_ltspice[https://minhaskamal.github.io/DownGit/#/home?url=https://github.com/analogdevicesinc/education\_tools/tree/master/m2k/ltspice/bjt\_curve\_ltspice]
- Stairstep signal: stairstep [https://minhaskamal.github.io/DownGit/#/home?url=https://github.com/analogdevicesinc/education\_tools/blob/master/m2k/import\_waveforms/waveforms\_sg/stairstep.csv]

## For further reading on the Howland current source:

http://www.cirrus.com/en/pubs/whitePaper/199210-Apex-Versatile\_current\_source\_circuits.pdf [http://www.cirrus.com/en/pubs/whitePaper/199210-Apex-Versatile\_current\_source\_circuits.pdf]

http://www.analog.com/static/imported-files/application\_notes/236037846AN\_843.pdf [http://www.analog.com/static/imported-files/application\_notes/236037846AN\_843.pdf]

http://michaelgellis.tripod.com/howland.html [http://michaelgellis.tripod.com/howland.html]

http://falstad.com/circuit/e-howland.html [http://falstad.com/circuit/e-howland.html]

Return to Lab Activity Table of Contents (/university/courses/electronics/labs)

university/courses/electronics/electronics-lab-4.txt · Last modified: 12 Jul 2019 12:49 by andreeapop

©1995 - 2019 Analog Devices, Inc. All Rights Reserved

Analog.com (https://www.analog.com/en/index.html) Contact Us (https://www.analog.com/en/about-adi/contact-us.html) Privacy & Security (https://www.analog.com/en/about-adi/landing-pages/001/privacy\_security\_statement.html) Privacy Settings (https://www.analog.com/en/landing-pages/001/privacy-settings.html) Terms of use (https://www.analog.com/en/about-adi/landing-pages/001/terms\_of\_use.html)