




## $\mathop{Test}_{{\tiny{Page\ 10/11}}} Headers$





## Spare gates



Title	Wave/496-000 - Test Headers	
Size B	Document Number XXX - XXXX - X	Rev A1

: Tuesday November 30, 1999 Sheet 10 of 11

## REVISION HISTORY

A1 - Wave/424-000: Schematic Review 03/03/99 A2 - Wave/424-000: Schematic Review 03/17/99 A3 - Wave/424-000: Freeze Design 04/05/99

A4 - Wav e/424-000: 256\*Fs - 24.576MHz and 11.2896MHz Crystals only

A5 - Wave/424-000: Use FS6377-01 Prog. Osc. 5/10/99

A6 - Wave/ 424-000: Final clean-up and release for inital build 5/19/99
B1 - Wave/42 4-001: See ECO-001.xls for edits. Design review held 08/20/99

A1 - Wave/496-000: See WAV496.xls for design modifications

## STUFF OPTIONS

Di interve per	5V_D through R55 only	If EMI radiated around PCI connector, more 5V_D taps	
Digital 5V from PCI connector	DNI - R73, R103	Install - R73, R103, C73, C128	
Reference for Master Clock	P.O. Reference on base card only DNI - R120,R136,R137,C157, C169,C177,C178,U27,Y3	Reference on base card or daughtercard	
	Install - Y1	Install - K120,K130,K137,C137,C107,C177,C176,O27,13	
Observability	Maximize for proto/debug Install - R116,R131,R132	Minimize for production/emi testing DNI - R116,R131,R132	
FPGA Configuration	Byte Blaster configuration DNI - R123,R124,R125,R126,130	UART Configuration (production) Install - R123,R124,R125,R126,130	
CODEC bypass caps	As per eval board, app note DNI - C78,C90 Install - C80,C92	Bypass filtered +5V_A to analog ground DNI - C80,C92 Install - C78,C90	
EMI stitching caps	Install - C131,C132,C140,C159, C158,C151,C147,C137,C114,C107	DNI - C131,C132,C140,C159, C158,C151,C147,C137,C114,C107	
Ground Plane Jumpers	Install - R1,R51,R16,R68, R52,R71,R74,R17,R32,R61		

Re