



Differential Protection in Inverter-Based Resource Dominated Networks

Presentation Outline




Conventional Differential Relay Characteristics — 87T / 87L / 87B


87T — Transformer Differential



87L — Line Current Differential



87B — Busbar Differential




87T: Dual-slope boundary; inrush/IBR-fault discrimination not solvable by slope alone. **87L (red zone):** IBR fault $I_{diff} = 0.06\text{--}0.20$ p.u. falls below conventional pickup — relay fails. **87B (orange ▲):** CT saturation inflates I_{op} ; SAMBPS Stage-2 veto correctly blocks trip.

The IBR Protection Problem — Why Conventional Relays Fail


Property	Synchronous Generator	Inverter-Based Resource	Relay Imp
Fault current	5–20 p.u. (sub-transient)	1.0–1.2 p.u. (converter li	87L pickup missed
DC offset	Large ($\tau_{DC} = 20\text{--}60\text{ ms}$)	Near-zero (SRF cont	87T 2nd-harmonic res
Waveform asymmetry	High $A_k \approx 0.4$ (inrush)	Low $A_k \approx 0$ (sin	87T cannot separate inr
CT saturation	Rare at 5 p.u. threshold	Common at low curren	87B nuisance trips
Sequence components	I_1 dominant for SLG	I_2, I_0 suppressed by cor	87LN / 87LN0 elen

Research goal: replace fixed commissioning settings with online physics-based estimation — $P_D \geq 0.99$, P_{FA}


sambps — Signal Flow Through the Five-Layer Architecture



sambps — Differential Protection Function Map



87T — The Inrush Discrimination Challenge in IBR Networks



87T — Bayesian Three-Hypothesis SPRT (TR-57)

Sequential Probability Ratio Test — Formulation

Per half-cycle (10 ms at 50 Hz), the log-likelihood ratio accumulates:

$$S_n = S_{n-1} + \log \frac{p(A_k|H_1)}{p(A_k|H_0)}, \quad S_0 = 0$$

Wald stopping boundaries ($\alpha = \beta = 0.001$):

$$\log A = \log \frac{\alpha}{1-\beta} \approx -6.91, \quad \log B = \log \frac{1-\alpha}{\beta} \approx +6.91$$

Decision rule:

$$S_n \geq +6.91 \Rightarrow \text{TRIP } (H_1)$$

$$S_n \leq -6.91 \Rightarrow \text{RESTRAIN } (H_0)$$

A *parallel* accumulator $S_n^{(2)}$ on residual symmetry detects H_2 (CT saturation) and issues a **CT-SAT ALARM**, suspending 87T and requesting bus-zone

TR-57c Validation — 30 000 MC Trials

Metric	Value	Status
$P_D = P(\text{TRIP} H_1)$	1.0000	✓
$P_{FA} = P(\text{TRIP} H_0)$	0.0013	Note*
$P_{D2} = P(\text{CTALARM} H_2)$	1.0000	✓
Median trip time t_{50} (H1)	20 ms	✓
95th-pctile trip time t_{95} (H1)	40 ms	✓
Median CT-alarm time (H2)	20 ms	✓

* $P_{FA} = 0.0013$ satisfies IEC 60255-121 security criterion ≤ 0.01 . 13 of 10 000 inrush trials crossed the trip boundary on the first half-cycle due to remanence $B_r \approx B_{\text{sat}}$; a one-cycle hold-off filter reduces this to < 0.0001 .

Industry comparison: Conventional 2nd-

87T — IBR-Aware Integration Logic (TR-64)

Five-Priority Gate Logic

- P1 High-set instantaneous:** $I_{\text{diff}} > 8 \text{ p.u.} \Rightarrow$ unconditional TRIP (bus fault, no restraint).
- P2 SPRT CTALARM + Zone override:** CT-saturation alarm active $\Rightarrow$ RESTRAIN; request 87B backup.
- P3 CT-sat stage-2 veto:** $f_{\text{int}} < F_{\text{int}}^{\text{veto}} \Rightarrow$ RESTRAIN.
- P4 Adaptive trip gate:** conventional OR SPRT-TRIP, AND $f_{\text{int}} \geq 0.55$. The integration index $f_{\text{int}} = 0.55$ separates inrush (0.34 p.u. gap above the inrush distribution).
- P5 Default:** RESTRAIN.

Integration index f_{int} : frequency-weighted norm of the estimator residual spectrum. Inrush concern


TR-64 Validation Results

Metric	Value	Status
Deterministic scenarios (16/16)	16/16	✓
IBR scenario P_D (conventional)	0.236	✗
IBR scenario P_D (SAMBPS)	1.000	✓ (4.2×)
All 6 MC targets	met	✓
Trip gap (inrush vs. fault)	0.34 p.u.	✓

Standards Liaison Proposal

A standards liaison proposal (**SAMBPS-SL-01/2026**) has been filed to **IEC TC95 WG10** and **IEEE PSRC H35** recommending adoption of the SPRT asymmetry gate as a normative alternative to the 2nd-harmonic criterion in IEC 60255-121.

87L — Five-Element IBR-Adaptive Protection Chain



Paper-H Validation

Metric	Value
21 deterministic scenarios	21/21 ✓
MC: TPR (15 000 trials)	0.000* ✓
MC: FPR (15 000 trials)	0.000* ✓
Wilson 95% CI lower bd.	≥ 0.9992 ✓

* Zero misclassifications: 5 000 trials $\times$ 3 penetration groups.

Key insight: Elements 1–4 detect by current *magnitude*; TDCS (5) detects by fault-inception *transient step* — catches symmetric 3ϕ faults where all magnitude-based methods fail at $k_{\text{ibr}} = 1.0$.

87L — Solar PV Two-Parameter Zone Model (TR-62)

The PV Coverage Gap

Paper-H validates on 21 scenarios including k_{ibr} up to 1.0, but uses a 4-parameter SG zone model throughout. Solar PV inverters have **zero DC offset by construction** (SRF voltage controller clamps $I_{DC} \rightarrow 0$). Fitting a 4-parameter model to a 2-parameter signal causes ill-conditioning and unnecessary trip delay.

Proposition 1 — Zero DC in PV Fault Current

For a grid-connected PV inverter with synchronous-reference-frame control, the steady-state short-circuit current on the AC terminals contains *no DC exponential component*:

$$i_{diff}^{(PV)}(t) = I_{fund} \sin(\omega t + \varphi) \quad (\theta_{PV} = [I_{fund}, \varphi])$$

DDR Model Selector

DC Decay Ratio: $DDR = I_{DC} / \max(I_{fund}, \epsilon)$ from Pass-1 fit.

DDR range	Source type	Model
< 0.15	Solar PV	2-param PV
0.15–0.20	DFIG wind	10-param ODE
> 0.20	Synchronous gen.	4-param SG

TR-62 Monte Carlo — 5 000 Trials

Metric	Value	Status
P_D (PV internal faults)	0.9984	✓
P_{FA} (external faults)	0.0000	✓
Median trip time t_{50}	20 ms	✓
DDR selector accuracy	> 98%	✓

87B — CT Saturation Veto Gate and OpenDSS Integration (TR-65)

The CT Saturation Problem

During external faults with high through-current, one CT saturates while the others do not. The resulting false differential current $I_{\text{diff}}^{(\text{spuri})} = f(s, R_{\text{ct}})$ can exceed the bus-zone pickup threshold, causing a nuisance trip.

Stage-2 CT Saturation Veto

The SAMBPS 87B pipeline appends a **Stage-2 confidence gate** using the *integration index* f_{int} :

$$f_{\text{int}} = 1 - 0.5 s, \quad s \in [0, 1]$$

where s is the CT saturation fraction estimated from the waveform residual. Trip is **vetoed** when:

$$f_{\text{int}} < F_{\text{int}}^{\text{veto}} = 0.60$$

This threshold provides a **8.3× selectivity margin** over the maximum mismatch allowed (6% mismatch).


TR-65 Validation Results

Metric	Value	Status
Deterministic scenarios (6/6)	6/6	✓
P_D — internal faults	1.0000	✓
P_{FA} — external, clean CT	0.0000	✓
Stage-2 veto rate (CT sat.)	750/750	✓
Selectivity margin	8.3×	✓

MC study: 2 000 trials; $R_f \sim \mathcal{U}[0, 25] \Omega$, load $\sim \mathcal{U}[0.7, 1.3]$, CT mismatch $\sim \mathcal{U}[-3\%, +3\%]$.

Key theorem (Thévenin linearity): $I_f(R_f) = V_\phi / |Z_{\text{th}} + R_f|$ — fault current scales analytically with fault resistance, enabling exact parametric MC without re-running OpenDSS for each trial. This reduces MC computation from

Hardware-in-the-Loop Validation — RTDS GPC-III Platform (TR-67)



Two Discrepancies (both timing only)

D1 — Relay 78: +23 ms over budget
SEL-300G 3-cycle blinder filter (firmware).

Decision correct ✓; firmware note issued.

D2 — Relay 81: +22 ms over budget
GE D60 ROCOF 8 ms window.

Fixed in sambp-ied v1.1 ✓

Differential highlights:

- ▶ SPRT $\Delta f_{\text{int}} = 0.34$ p.u. confirmed on hardware
- ▶ PV $\kappa_n = 1.00$ verified on GE D60 firmware
- ▶ Corridor test (4 elements)

N-1 Cross-Trip Immunity — System-Wide Coordination (TR-66)

Test Setup

IEEE 39-bus test system with nine SAMBPS functions simultaneously active. Eight N-1 scenarios (three TRIP and five VETO) tested over 1 000 MC trials each, covering $k_{ibr} \in [0, 1]$, $R_f \in [0, 20] \Omega$, and κ_n mismatches.

Analytical Cross-Trip Immunity Proof

For any two elements i, j on distinct protection zones, the worst-case cross-tripping error is bounded by:

$$N \cdot \varepsilon_{\max} \leq 9\% < \text{SLP}_{\min} = 15\%$$

where $N = 3$ is the maximum number of simultaneously active estimators, and $\varepsilon_{\max} = 3\%$ is the CT mismatch limit. Cross-trip immunity is *analytically guaranteed* under this bound.

TR-66 MC Results — 8 000 Total Trials

Metric	Value	Stat
TRIP scenarios (3): $P_D \geq 0.80$	All pass	✓
VETO scenarios (3): $\text{veto} \geq 80\%$	91.6–100%	✓
Cross-trip P_{FA} (18 element pairs)	0.0000	✓
Analytical immunity bound met	Yes	✓

Significance

The zero cross-trip false alarm across all 18 pairwise element combinations on the 39-bus system at full IBR penetration provides the empirical counterpart to the analytical immunity proof. This is the strongest system-level security claim of the SAMBPS framework.

Present Contributions — Differential Protection

Function	Novel Contribution	P_D	P_{FA}	t_{50}	Reference
87T SPRT	Bayesian 3-hypothesis SPRT on half-cycle asymmetry; CT-sat alarm via parallel accumulator	1.000	0.001*	20 ms	TR-57/2026
87T In-teg.	Five-priority IBR-aware gate; f_{int} index separates inrush/fault by 0.34 p.u.	1.000 (IBR)	—	—	TR-64/2026
87L Chain	Five-element adaptive chain (87L, 87LC, 87LN, 87LN0, TDCS); k_{ibr} -driven slope	1.000	0.000	≥ 20 ms	Paper-H
87L-PV	2-param zero-DC zone model; $\kappa_n = 1$ analytically; DDR model selector	0.998	0.000	20 ms	TR-62/2026
87B Gate	Stage-2 CT-sat veto (f_{int} threshold); $8.3\times$ selectivity margin	1.000	0.000	—	TR-65/2026
N-1 Co-ord.	Cross-trip immunity proof ($N\varepsilon_{\text{max}} < \text{SLP}_{\text{min}}$); 18-pair MC	—	0.000	—	TR-66/2026
87L (all)	RTDS CPC III + SEL 300C +	60/62 = 96.8%			TR-67/2028

Future Research Scope

Near-Term (2026–2027)

87T — IEC 60255-121 revision: Formalise SPRT asymmetry gate as a normative alternative to 2nd-harmonic criterion; collaborate with IEC TC95 WG10.

87L — DFIG zone model: TR-56 10-parameter piecewise-ODE model to be integrated into 87L chain (CUSUM crowbar detector for transition timing).

87L — Multi-terminal lines: Extend five-element chain to $M > 2$ terminal configurations; reformulate TDCS for distributed charging current.

87B — Distribution automation: Adaptive busbar

Medium-Term (2027–2028)

HIL on commercial IEDs: Relay 64G HIL (requires Agilent 33500B sub-harmonic signal generator); commissioning on SEL-411L for 87L.

Grid-forming converter models: Extend zone models to GFM (droop/virtual-inertia) fault signatures; current-limited GFM has distinct A_k distribution.

Cyber-resilient GOOSE: IEC 62351 authentication on GOOSE trip channel; latency impact on P2 budget under MITM injection.

Online adaptive setting groups: Replace fixed SAMBPS commissioning sets with real-time Bayesian setting updates

Journal Papers — Published / Under Review

1. **[Paper-A]** A. V. Eluvathingal & K. S. Swarup, “Self-Adaptive Overcurrent Protection via Synchronous Generator Inverse Estimation,” IEEE Trans. Power Delivery.
2. **[Paper-B]** —, “Cascade Overcurrent Coordination with Confidence-Gated Pickup,” IEEE Trans. Power Delivery.
3. **[Paper-C]** —, “Self-Adaptive Model-Based Protection: A Unified Framework Across OC, 87T, 87L, and 87B Functions,” IEEE Trans. Power Systems (Phase-1 manuscript).
4. **[Paper-D]** —, “Sixth-Order Park dq Truth Model for Transient Differential Validation,” IEEE Trans. Energy Conversion.

Journal Papers — In Preparation

1. **[Paper-E]** “High-Impedance Fault Detection via Adaptive Neutral Current Estimation,” IEEE Trans. Power Delivery.
2. **[Paper-F]** “Sequence-Component Fault Estimator for IBR-Rich Distribution Networks,” IEEE Trans.
3. **[Paper-G]** “Generator Protection Suite Coordination Under IBR Penetration,” IEEE Trans. Power Delivery.

Internal Technical Reports (Differential Protection)

TR-57/2026	Bayesian SPRT for 87T Inrush Restraint
TR-62/2026	Solar PV 2-Param Zone Model for 87L

Thank You

Questions & Discussion

87T SPRT

$$P_D = 1.000$$

$$t_{50} = 20 \text{ ms}$$

30 000 MC

87L 5-Element

21/21 scenarios

15 000 MC: TPR=FPR=0

$$t_{50} = 20 \text{ ms (PV)}$$

87B Veto Gate

$$P_D = 1.000$$

$$P_{FA} = 0.000$$

2 000 MC

Hardware-in-the-Loop (TR-67): 60/62 = 96.8% — GOOSE
 $\leq 4 \text{ ms}$ — RTDS GPC-III + SEL-300G + GE D60

Contact: Anoop V. Eluvathingal — ee21d017@smail.iitm.ac.in — IIT Madras, EE Department