IMPLY gate

From Wikipedia, the free encyclopedia

The **IMPLY gate** is a digital logic gate that implements a logical conditional.

INPUT A B		OUTPUT A → B
0	0	1
0	1	1
1	0	0
1	1	1

Contents

- 1 Symbols
- 2 Implementations
- 3 See also
- 4 References

Symbols

There are two symbols for IMPLY gates: the traditional symbol and the IEEE symbol. For more information see Logic Gate Symbols.


Traditional IMPLY Symbol   *IEEE IMPLY Symbol*

The logic symbol → can be used to denote IMPLY in algebraic expressions.

Implementations

IMPLY gate can be implemented by two memristors.[1]

See also

- AND gate
- NOT gate
- NAND gate
- NOR gate
- XOR gate
- XNOR gate
- Boolean algebra (logic)
- Logic gates

IMPLY gate implemented by two memristors

References

1. https://web.archive.org/web/20160304050642/http://www.zigwap.com/digital/gates/imply_gate

Retrieved from "https://en.wikipedia.org/w/index.php?title=IMPLY_gate&oldid=744807932"

- This page was last edited on 17 October 2016, at 15:23.
- Text is available under the Creative Commons Attribution-ShareAlike License; additional terms may apply. By using this site, you agree to the Terms of Use and Privacy Policy. Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a non-profit organization.