Understanding the Tomasulo Algorithm

Yichao Cheng

Jul 23, 2013

Background

- IBM System/360 Model 91
- FPU's add/mul/div takes 2/3/13 cycles
- Can performance be improved through utilizing multiple execution units?



Major Contributions

Proposed three innovative mechanisms:

- Common data busing(CDB)
- Register tagging scheme
- Reservation station

which *permits*:

- Out-of-order execution of independent instructions
- while preserving the essential precedences in the instruction stream


Doubt

- When people talk about Tomasolu algorithm, they talk about register renaming
- However this word can't be found in the original paper

How could anyone invent a thing without noticing it?

Architecture Overview

Instruction Unit



From a FPU's perspective


All instructions are 'register-to-register'


- Register-to-register arithmetic
- Storage-to-register arithmetic
- Load
- Store

Instruction Unit(outside FPU) is in charge of the address generation and memory access.


'sink' and 'source'


- Be equivalent to destination and source
- For example, AD R1, R2
- R1 is both a sink and a source






2.Storage-to-reg arithmetic AD R1, FLB






STD R1, SDB1




Timing Sequence: 1. reg-to reg arithmetic




2. storage-to-reg arithmetic




3.Load



4.Store





Decode & Address generation

Instruction Unit

addr

Storage

FLR

FLB

FLB1


SDB


Decoder


FLOS


Adder


Mul div











LD FO, FLB1 MD FO, FLB2

to exploit parallelisim

What if send them to different execution units at the same time?





LD FO, FLB1 MD FO, FLB2

The result(F0) cannot reflect the impact of LD, because MD uses the old value of F0





LD FO, FLB1 MD FO, FLB2

It is also called *true dependence*, a.k.a. RAW

Adder




A Simple Solution

'busy' bit scheme I'am already the sink of some instruction R0 **R1** B I need your content LD R1 B **R2** DO NOT **R3** MD_{R1}A

Performance Degrades...

When the code keep using one register



overlap *fails* because the first AD depends on MD, though the others don't


Cause of the Problem

 If one instruction gets stuck(due to dependence), the following can't be decoded(even it is qualified to issue)


Solution:

- Decouple the dependence mantainance from decoding
- Look ahead more instructions for concurrency

Dispatch and Issue Decoupling



Dispatch and Issue Decoupling





LD FO, FLB1


AD F2, F0

F0 as *sink*F0 as *source*


Assume CDB has not been introduced yet




















An Example of True Dependence



An Example of True Dependence



An Example of True Dependence




- Common Data Bus is in charge of value forwarding
- In reg-to-reg model, a value is passed through a register(write & read)





- Common Data Bus is in charge of value forwarding
- In reg-to-reg model, a value is passed through a register(write & read)



- Load/Store doesn't need to go through ALU
- The dependence management is decoupled from execution as expected









- A consumer recognizes his producer by tagging
- Producers throw <tag, value> on the bus by turns(make a request first)
- If tag matches, consumer ingates the value




- A consumer recognizes his producer by tagging
- Producers throw <tag, value> on the bus by turns(make a request first)
- If tag matches, consumer ingates the value



- A consumer recognizes his producer by tagging
- Producers throw <tag, value> on the bus by turns(make a request first)
- If tag matches, consumer ingates the value





- A consumer recognizes his producer by tagging
- Producers throw <tag, value> on the bus by turns(make a request first)
- If tag matches, consumer ingates the value





The Principle behind the Scene


- Tag is a pointer pointing to the producer of the value required by the current instruction
- The pointers construct the dependency information which are hidden by the reg-reg model(discuss later)
- With the information, the order of execution can be resolved
- CDB enables 'producer-consumer' style data flow






















Timing Sequence with Busy Bit




Timing Sequence with Reservation Station




The Side Effect of Register Machine

What are the differences between a circuit and a

register machine?





The Side Effect of Register Machine

What are the differences between a circuit and a register machine?

Circuit

- Special purpose
- Data-driven
- Exposed dependence

Register Machine

- General purpose
- Control-driven
- Implict dependence via registers

...But registers are rare

Conclusion

- Tomasulo algorithm has nothing to do with register renaming
- It resolves the WAR & WAW by elimating the side effect of using register to pass value
- By using Tomasulo algorithm, the execution of a program is driven by data flow thus exploiting maximum concurrency

