



Ra	ckchi 瑞芯微电		Rockchip Electronics Co., Ltd			
Project: RK_NVR_DEMO_RK3568_DDR4P216SD4						
File:	e: A01.Power_DC IN					
Date:	Monday, Augu	st 08, 2022		Rev:	V1.2	
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	2 of 31	

Rockchi	ip Confidential	ı
NOCKCIII	p cominacina	


VCC5V0_BD1




VCC5V0_BD2





VCC3V3_BD




Rockchip Electronics Co., Ltd 瑞芯微电子							
Project: RK_NVR_DEMO_RK3568_DDR4P216SD4							
File:	A02.Pow	A02.Power Sequence					
Date:	Monday, Aug	Monday, August 08, 2022			V1.2		
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	3 of 31		











RK3568 F (DDR PHY)



Ra	ckchi 瑞芯微电		Rockchip Electronics Co., Ltd			
Project:	Project: RK_NVR_DEMO_RK3568_DDR4P216SD4					
File:	: B02.RK3568_DDR PHY					
Date:	Monday, Augu	ıst 08, 2022		Rev:	V1.2	
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	8 of 31	




Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package.
Other caps should be placed close to the U1000 package

Rockchip Confidential

Ra	ckch 瑞芯微电		Rockchip Electronics Co., Ltd			
Project:	Project: RK_NVR_DEMO_RK3568_DDR4P216SD4					
File:	B03.RK3	B03.RK3568_OSC/PLL/PMUIO				
Date:	Monday, August 08, 2022			Rev:	V1.2	
Designed by:	7hanadz	Reviewed by:	Default	Sheet:	9 of 31	



RK3568 J(VCCIO3 Domain)




Ra	ckch 瑞芯微电		Rockchip Electronics Co., Ltd			
Project:	Project: RK_NVR_DEMO_RK3568_DDR4P216SD4					
File:	B04.RK3	B04.RK3568_Flash/SD Controller				
Date:	Monday, August 08, 2022			Rev:	V1.2	
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	10 of 31	


RK3568_U(USB3.0/SATA/QSGMII/PCIe2.0 x1) RK3568_V(USB2.0 HOST) 90 Ohm ±10% USB3.0 USB2.0 HOST USB3_OTG0_D USB3_OTG0_D OTGO HS/FS/LS 90 Ohm ±10% (USB3_OTG0_VBUSDET USB3 OTG0 VBUSDE (USB Download) C1400 100nF USB3 OTG0 ID 90 Ohm ±10% 90 Ohm ±10% USB2 HOST3 D N 10V C0402 USB3.0 HOST1 HS/FS/LS USB3_HOST1_D USB_AVDD_0V9 USB3.0 USB3 AVDD OV USB AVDD 1V8 USB2 AVDD 0V9 OTG0/HOST1 HS/FS/LS USB_AVDD_1V8 USB3 AVDD 1V Power VCC 3V3 USB2_AVDD_1V8 USB3 AVDD 3V C1401 C1402 100nF USB2 AVDD 3V X5R X5R MULTI_PHY0/1/2 6.3V C0201 6.3V C1404 100nF 100nF BGA636_19R00X19R00X1R20 USB3.0 OTG0 SS and SATAO Mux C0201 C0201 C0201 90 Ohm ±10% USB3_OTG0_SSTXP/SATA0_TX SUSB3_OTG0_SSTXN USB3 OTG0 SSTXN/SATA0 TX 90 Ohm ±10% USB3_OTG0_SSRXP/SATA0_RXI USB3_OTG0_SSRXN/SATA0_RXI USB3_OTG0_SSRXN RK3568 W(PCIe3.0 x2) USB3.0 HOST1 SS and SATA1 and QSGMII MO Mux USB3_HOST1_SSTXP/SATA1_TXP/QSGMII_TXP_MUUSB3_HOST1_SSTXN/SATA1_TXN/QSGMII_TXN_MU SUSB3 HOST1 SSTXN 100 Ohm ±10% USB3_HOST1_SSRXP/SATA1_RXP/QSGMII_RXP_M USB3_HOST1_SSRXN/SATA1_RXN/QSGMII_RXN_M $PCIe3.0 \times 2$ USB3_HOST1_SSRXN 100 Ohm ±10% 85 Ohm ±10% PCIE30_TX0P PCIE30_TX0 PCIe2.0 and SATA2 >>PCIE30 TX1P 85 Ohm ±10% PCIE30_TX1 and QSGMII M1 Mux SPCIE30_TX1N PCIE30 TX1 100 Ohm ±10% //PCIE30 RX0P 85 Ohm ±10% PCIE20_TXP/SATA2_TXP/QSGMII_TXP_M: PCIE20_TXN/SATA2_TXN/QSGMII_TXN_M: PCIE30 RX0 PCIE30_RX0N 100 Ohm ±10% 85 Ohm ±10% PCIE30_RX1P PCIE30_RX1N PCIE20_RXP/SATA2_RXP/QSGMII_RXP_M PCIE30_RX1 PCIE20 RXN/SATA2 RXN/QSGMII RXN M PCIE30 RX1 100 Ohm ±10% PCTE20 REPCTER POTERN REPOLKE PCIE30 REFCLKN IN PCIE20 REFCLKN PCIE30 REFCLKN I J19 PCIE30_RESREF R1406 1 MULTI PHY MULTI PHY0 REFCLK PCIE30 RESRE REFCLK MULTI PHY1 REPCLED MULTI_PHY1_REFCLKN PCIE30_AVDD_0V9_: PCIE30_AVDD_0V9_: VDDA 0V9 VCCA 1V8 MULTI_PHY_AVDD_0V9_: MULTI_PHY_AVDD_0V9_: PCIE30_AVDD_1V8 MULTI_PHY_AVDD_1V C1408 C1409 C1410 BGA636 19R00X19R00X1R20 C1411 C1412 C1414 4.7uF ___4.7uF X5R _4.7uF X5R RK3568 BGA636 19R00X19R00X1R20 6.3V C0402 C0402 Note: Caps of between dashed green lines and U1000 Rackchio Rockchip Electronics Co., Ltd should be placed under the U1000 package. 瑞芯微电子 Other caps should be placed close to the U1000 package RK_NVR_DEMO_RK3568_DDR4P216SD4 B05.RK3568 USB/PCIe/SATA PHY **Rockchip Confidential** Monday, August 08, 2022 Rev: Designed by: Zhangdz Reviewed by: Default Sheet:

V1.2


RK3568_K(VCCIO4 Domain)




RK3568 N(VCCIO7 Domain)



RK3568 O(SARADC/OTP)





Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package

Ra	ckchi 瑞芯微电		Rockchip Electronics Co., Ltd				
Project:	Project: RK_NVR_DEMO_RK3568_DDR4P216SD4						
File:	B06.RK3568_SARADC/GPIO						
Date:	Monday, Augu	Monday, August 08, 2022			V1.2		
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	12 of 31		


Rockchip Confidential

RK3568_P(MIPI_CSI_RX)



Option1	Sensorl x4Lane	MIPI_CSI_RX_D0-3 MIPI_CSI_RX_CLK0
Option2	Sensor1 x2Lane +	MIPI_CSI_RX_D0-1 MIPI_CSI_RX_CLK0
	Sensor2 x2Lane	MIPI_CSI_RX_D2-3 MIPI_CSI_RX_CLK1

RK3568_M(VCCIO6 Domain)



Mode	16bit	12bit	10bit	8bit
CIF_D0	D0			
CIF_D1	D1			
CIF_D2	D2			
CIF_D3	D3			
CIF_D4	D4	D0		
CIF_D5	D5	D1		
CIF_D6	D6	D2	D0	
CIF_D7	D7	D3	D1	
CIF_D8	D8	D4	D2	D0
CIF_D9	D9	D5	D3	D1
CIF_D10	D10	D6	D4	D2
CIF_D11	D11	D7	D5	D3
CIF_D12	D12	D8	D6	D4
CIF_D13	D13	D9	D7	D5
CIF_D14	D14	D10	D8	D6
CIF_D15	D15	D11	D9	D7


Rockchip Confidential

Usport B7601 YCbCr 422 8bit input upport B7656 YCbCr 422 8bit input upport B7656 YCbCr 422 8bit input upport B71120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling upport B71120 YCbCr 422 8/10/12/16bit input, single/dual-edge sampling upport B71120 YCbCr 422 8/10/12/16bit input


Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Electronics Co., Ltd 瑞志飨电子 Project: RK_NVR_DEMO_RK3568_DDR4P216SD4 File: B07.RK3568_VI Interface


RK3568_R(MIPI_DSI_TX0/LVDS_TX0)



RK3568 S(MIPI DSI TX1)



RK3568 T(eDP TX)



Note:

Caps of between dashed green lines and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

Rockchip Confidential

RK3568_Q(HDMI2.0 TX)

HDMI TMDS trace 100 Ohm ±10%


RK_NVR_DEMO_RK3568_DDR4P216SD4 B08.RK3568 VO Interface 1

> Rev: V1.2 Sheet:


14 of 31

Monday, August 08, 2022

Designed by: Zhangdz Reviewed by: Default



RK3568 L(VCCIO5 Domain)





Note:


Caps of between dashed green lines and U1000 should be placed under the U1000 package


Rockchip Confidential


Ro	J	kchi 端芯微电	P Ro	ckchip Elec	ctronic	s Co., Ltd
Project:	K	K_NVR	_DEMO_F	RK3568_DD	R4P21	6SD4
File:	E	309.RK3	568_VO I	nterface_2		
Date: Monday, August 08, 2		ust 08, 2022		Rev:	V1.2	
Designed by:	z	hangdz	Reviewed by:	Default	Sheet:	15 of 31













The USB differential trace impedance is 90 OHM. The USB2.0 trace length is less than 8 inch. The USB3.0 trace length is less than 5 inch.


USB HUB





Ro	ckch 瑞芯微电	? 译	Rockchip Electronics Co., Ltd				
Project:	RK_NVF	RK_NVR_DEMO_RK3568_DDR4P216SD4					
File:	D02.USI	D02.USB-HUB					
Date:	Monday, August 08, 2022			Rev:	V1.2		
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	21 of 31		



Ra	Rockchip Electronics Co., Ltd 瑞芯微电子							
Project:	Project: RK_NVR_DEMO_RK3568_DDR4P216SD4							
File:	D03.VO-HDMI2.0 TX							
Date:	Friday, Septer	Friday, September 02, 2022			V1.2			
Designed by:	Zhangdz	Reviewed by:	Default	Sheet:	22 of 31			







ROCKCHIP ROCKCHIP Electronics Co., Ltd 期志被担于
Project RK_NVR_DEMO_RK3568_DDR4P216SD4
File: D95.LT8619C_HDMI_RX
Date: Manday, August 01, 2022 Rev. V1.2.

