


1. 板卡尺寸：按照U5:MXM2封装绘制板框，定位孔不变，板厚1.2mm
2. MIPI0、1，DSI，ETH，HDMI信号做差分等长处理，阻抗100欧姆制作
3. SDIO0、1信号做等长，阻抗单端50欧姆制作
4. CVBS信号，阻抗单端50欧姆制作
5. USB/PCIE信号做差分等长，阻抗90欧姆制作

The type and specification of the components refer to the BOM						
					NA	
					ECA NO	DATE
DESIGNED						
REVIEWED						
				SS928V100DMEB		
			VER	PART NUMBER		SHEET 5 of 22
			A			


# Power Supply1

5V -> 3.3V

3A




# Power IN



3.3V->1.8V

2A




The type and specification of the components refer to the BOM

DESIGNED				NA	DATE
REVIEWED				ECA NO	
				SS928V100DMEB	
				VER PART NUMBER	SHEET 6 of 22
				A	


## DC/DC 5V->DVDD\_MEDIA

## DC/DC 5V->DVDD\_MEDIA



## DC/DC 5V->DVDD CORE

6A




The type and specification of the components refer to the BOM						
				NA		
				ECA NO		DATE
DESIGNED						
REVIEWED						
			SS928V100DMEB			
			VER	PART NUMBER		SHEET 7 of 22
			A			




# LPDDR4/4X Power sequence

Note:The power sequence is a protocol specification for LPDDR4/4X.



Note:  
V=2.8V  
VTH=1.22V



power up sequence

After	Applicable Conditions
Ta is reached	VDD1 must be greater than VDD2
	VDD2 must be greater than VDDQ-200mV

Ta is the point when any power supply first reaches 300mV

power down sequence

After	Applicable Conditions
Tx and Tz	VDD1 must be greater than VDD2
	VDD2 must be greater than VDDQ-200mV

Tx is the point where any power supply drops below the mini value specified.  
Tz is the point where all power supply are below 300mV.After Tz,the device is power off.

The type and specification of the components refer to the BOM

				NA	
				ECA NO	DATE
DESIGNED					
REVIEWED					
				SS928V100DMEB	
				VER PART NUMBER	SHEET 9 of 22
				A	

## DC/DC 3.3V->1.1V



## Note

2A




## DC/DC 3.3V->0.6V



The type and specification of the components refer to the BOM

[illegible]



## Power of core



The type and specification of the components refer to the BOM

				NA	
				ECA NO	DATE
DESIGNED		SS928V100DMEB			
REVIEWED					
		VER	PART NUMBER	SHEET 11 of 22	
		A			

GND of core




The type and specification of the components refer to the BOM

				NA	
DESIGNED				ECA NO	DATE
REVIEWED			SS928V100DMEB		
		VER	PART NUMBER		SHEET 12 of 22
		A			




## DDR0 of core



The type and specification of the components refer to the BOM

				NA	
				ECA NO	DATE
DESIGNED			SS928V100DMEB		
REVIEWED					
		VER	PART NUMBER	SHEET 13 of 22	
		A			

## DDRRC1 of core






The type and specification of the components refer to the BOM

[illegible]

# SYS


Note:

The CL range of 24Mhz crystal is constricted to 8-18pf,  
it is suggested that customers to choose CL=12pf crystal.  
The DL SPEC of the XTAL is 200uw.




For the sake of monitoring system power,  
R515 must be connected to the DC DC input  
power supply (5V0\_MAIN)of DVDD18\_CORE ,When  
the 5V power down to 4 V, then AVDD18\_PFI  
= 1.2 V, the system automatically reset.

## I2C address:0110010




NOTES:(very important!!!)  
when use RTC function and Coin battery, pay attention to the circuit.  
you must use two same Schottky diode.  
the forward voltage of Schottky diode VF<0.3V.



U1E  
<DEVICE>

MISC Interface 8 of 10



Very important!!!  
Notes:

the voltage difference between DVDD33\_RGMII0 and DVDD18 within 1.98V during power-on and power-off. Or the total time is less than 4ms

when the voltage difference between DVDD33\_RGMII0 and DVDD18 is more than 1.98V during power-on and power-off. RGMII0\_IQ\_VDD33\_SEL need to be pulled down, if that is wrongly used, these I/O pins may be damaged.

FUNCTION	
0	normal mode
1	test mode

The type and specification of the components refer to the BOM


DESIGNED	REVIEWED	SS928V100DMEB	VER	PART NUMBER	SHEET 17 of 22
			A		

## VI&SENSOR CONTROL

The MIPI RX differential trace impedance is 100ohm.

notes:(very important!)


For more detail information of VI scenario please refer to the document 'SS928V100 Hardware Design User Guide'



The type and specification of the components refer to the BOM


				NA	
				ECA NO	DATE
DESIGNED					
REVIEWED			SS928V100DMEB		
			VER	PART NUMBER	SHEET 18 of 22
			A		

DVDD CORE



					NA	
					ECA NO	DATE
DESIGNED						
REVIEWED				SS928V100DMEB		
				VER	PART NUMBER	SHEET 19 of 22
			A			

## Peripheral1



Very important!!!

Notes:

→ If DVDD3318\_UART1\_2 is connected to 3.3V, the schematic diagram is referred to hardware design user guide Make sure that the voltage difference between DVDD3318\_UART1\_2 and DVDD18 within 1.98V during power-on and power-off, Or the total time is less than 4ms when the voltage difference between

DVDD33318\_UART1\_2 and DVDD18 is more than 1.98V during power-on and power-off.

If DVDD33318\_UART1\_2 is connected to 3.3V, UART1\_2\_I/O\_VDD33318\_SEL need to be pulled down.

If DVDD33318\_UART1\_2 is connected to 1.8V, UART1\_2\_I/O\_VDD33318\_SEL need to be pulled up.

if that is wrongly used , these I/O pins may be damaged.

If this group of I/O is used as common GPIO , when designer wants the default I/O status to be high,

It needs to be pulled up by 4.7KΩ when designer wants the default I/O status to be low, It needs to be pulled down by 1KΩ

Very important!!!

Notes:

If DVDD3318\_SDIO1 is connected to 3.3V, the schematic diagram is referred to hardware design user guide. Make sure that the voltage difference between DVDD3318\_SDIO1 and DVDD18 within 1.98V during power-on and power-off. Or the total time is less than 4ms when the voltage difference between DVDD3318\_SDIO1 and DVDD18 is more than 1.98V during power-on and power-off.


- If DVDD3318\_SDIO1 is connected to 3.3V, SDIO1\_IO\_VDD3318\_SEL need to be pulled down, if DVDD3318\_SDIO1 is connected to 1.8V, SDIO1\_IO\_VDD3318\_SEL need to be pulled up.
- If that is wrongly used, these I/O pins may be damaged.

If this group of I/O is used as common GPIO, when designer wants the default I/O status to be high, It needs to be pulled up by 4.7K $\Omega$  when designer wants the default I/O status to be low, It needs to be pulled down by 1K $\Omega$

The type and specification of the components refer to the BOM

				NA	
				ECA NO	DATE
DESIGNED					
REVIEWED			SS928V100DMEB		
			VER PART NUMBER		SHEET 20 of 22
			A		

## Peripheral2




**The type and specification of the components refer to the BOM**

				NA	
				ECA NO	DATE
DESIGNED			SS928V100DMEB		
REVIEWED					
			VER	PART NUMBER	SHEET 21 of 22
			A		

## Power




<DEVICE>




				NA	
				ECA NO	DATE
DESIGNED		SS928V100DME8			
REVIEWED					
		VER	PART NUMBER		SHEET 14 of 22
		A			




## LPDDR4X Power



GND





10



The type and specification of the components refer to the BOM

				NA	
				ECA NO	DATE
DESIGNED					
REVIEWED			SS928V100DMEB		
			VER PART NUMBER		SHEET 16 of 22
		A			



## Reset



The type and specification of the components refer to the BOM

				NA	
				ECA NO	DATE
DESIGNED					
REVIEWED			SS928V100DMEB		
			VER PART NUMBER		SHEET 22 of 22
			A		


# EMMC





The type and specification of the components refer to the BOM

					NA	
					ECA NO	DATE
DESIGNED						
REVIEWED				SS928V100DMEB		
				VER PART NUMBER		SHEET 23 of 22
				A		


# ETH0



## RGMII0 Voltage Config.




## PHY Address Config.



RGMIIO Power Source	CFG_EXT	CFG_LDOQ[1:0]
External 3.3V(default)	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V	1'b0	2'b10


PHY Address	PHYAD[2:0]
1	3'b001 (default)

## RGMIIO TXC/RXC Delay Config.



RXDLY=1 Add 2ns delay to RXC for RXD latching  
TXDLY=1 Add 2ns delay to TXC for TXD latching  
Pull-up disable PLL@ALDPS mode


### Enable/Disable PLL @ ALDPS



The type and specification of the components refer to the BOM


				NA	
				ECA NO	DATE
DESIGNED					
REVIEWED			SS928V100DMEB		
		VER	PART NUMBER	SHEET	24 of 22
		A			

Hardware Configuration



BOOT_SEL[1:0]	SFC_EMMC_BOOT_MODE	MODE
00	0	SPI Nor Flash 3Byte
00	1	SPI Nor Flash 4Byte
01	0	SPI Nand Flash 1 wire
01	1	SPI Nand Flash 4 wire
10	X	Parallel NAND
11	0	EMMC 4bit
11	1	EMMC 8bit

FAST_BOOT_MODE	MODE
0	Normal BOOT
1	Fast BOOT



UPS_MODE[1:0]	PCle/U3 MODE
00	PCle X2
01	double USB3
10	PCle lane0+USB3 port1


PCIE_SLV_BOOT_MODE:	Function
0	Disable boot from PCle
1	Boot from PCle

PCIE_DEEMPH_SEL	PCle PHY deemphasis
0	-3.5dB
1	-6dB

The type and specification of the components refer to the BOM

				NA	
				ECA NO	DATE
DESIGNED					
REVIEWED					
				SS928V100DMEB	
				VER PART NUMBER	SHEET 26 of 22
				A	


## Hardware Configuration



UART1_2_VD3318_SEL	UART1_2 IO VOLTAGE
0	3.3V
1	1.8V

SDIO1_VD3318_SEL	SDIO1 IO VOLTAGE
0	3.3V
1	1.8V

POR_ENABLE	Function
0	disable
1	enable




notes:  
FMC\_READRETRY is enabled for MLC nand flash that support readretry.If nand flash do not support readretry,FMC\_READRETRY is disabled

FMC_READRETRY	Function
0	disable
1	enable

RGMII0_VDD33_SEL	Function
0	3.3V

PCIE0_REFCLK_SEL:	Function
0	internal clock.
1	external clock.



UPDATE_MODE_N	Function
0	UPDATE MODE.
1	NORMAL MODE.

The type and specification of the components refer to the BOM

				NA	
				ECA NO	DATE
DESIGNED			SS928V100DMEB		
REVIEWED					
			VEN PART NUMBER	SHEET	27 of 22
		A			