

EVB Schematic For RK3399Pro

RK_EVB_RK3399Pro_LP3S178P332SD8_V1.4_20191108

PMIC: RK809-3 (5BUCK + 9LDO + Codec)
CPU RAM: LPDDR3
NPU RAM: LPDDR3
ROM: eMMC + TF card
Interface: MIPI CSI/MIPI DSI/UART/I2S/RMI/LCDC/PCIE/USB2/TYPEC/HDMI

Rockchip Confidential

 Fuzhou Rockchip Electronics	
Project:	RK3399Pro_EVB
File:	00.Cover Page
Date:	Wednesday, November 20, 2019
Designed by:	Linus.Lin
Rev:	V1.3
Sheet:	1 of 40

Index

00.Cover Page
01.Index
02.Revision History
04.I2C MAP
05.Power Diagram and Sequence
09.RK3399Pro GND
10.RK3399Pro Power
11.RK3399Pro OSC/PMUIO
12.RK3399Pro DDR Controller
13.RK3399Pro EMMC Controller
14.RK3399Pro USB/PCIE Controller
15.RK3399Pro SARADC/USIC
16.RK3399Pro VOP/CIF
17.RK3399Pro Display
19.RK3399Pro GPIO
20.Power-DC IN
21.Power_PMIC RK809-3
22.Power_CPU/GPU/NPU
25.USB HOST Port
26.USB TYPE-C Port
31.NPU RAM LPDDR3 1X32bit
36.RAM LPDDR3 2X16bit
41.EMMC
46.MIPI CSI to N4
47.CAMERA-CIF
48.CAMERA-NPU CIF
50.LCM-EDP PANNEL
48.LCM-MIPI DSI
61.WIFI/BT AP6354
65.RGMII-10/100/1000M
70.AUDIO1
75.AUDIO2-MIC Array Connector
82.HDMI Port
90.Sensor
91.TF Card
92.Key Array
96.EFUSE
97.DEBUG
98.Power Test_MCU
99.Power Test_INA226

Note




NOTE 1:

Component parameter description

1. DNP stands for component not mounted temporarily
2. If Value or option is DNP, which means the area is reserved without being mounted
3. If Flash is compatible, please notice when eMMC is used, the option is that @eMMC is mounted, @Nand is not mounted when Nand is used, the option is that @Nand is mounted, @eMMC is not mounted

NOTE 2:

Please use our recommended components to avoid too many changes.For more informations about the second source,please refer to our AVL.




Rockchip Confidential

Rockchip 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:		RK3399Pro_EVB	
File:		01.Index	
Date:	Friday, November 08, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	2 of 40


PCIE端IO电平是3.3V, CPU端如果是1.8V就需要电平转换, 如果是3.3V就不需要了。



NOTE:如果未与其他模块复用PCIe信号, 需添加PCIe Switch。
 原理图设计说明 (正式参考图请删除):
 设计是基于标准Mini PCIe接口设计, 实际应用中, 如使用支持SPK/MIC/UART等功能的3G/4G模组, 请根据各模组规格进行调整。
 管脚名中的TX/RX/I/O方向, 是基于add-in Card金手指信号的方向, 与SOC信号的方向正好相反, 请注意。



Note: Mini PCIE Card峰值工作电流较大, Spec最大约2.75A@3.3V, 需要Buck单独供电, 并预留大电容。
模块原理图设计说明(正式参考图请删除):
如果系统电源中已有3.3V电源, 可以删除该Buck电路, 改成MOSFET电源开关电路以降低成本:



模块原理图设计说明（正式参考图请删除）：
标准Mini PCIE接口中是没有UIM DET插入检测功能的，没有使用到检测可以删除下图中DNF器件。
如有使用到检测请根据模组规格进行调整，部分模组是使用Pin44 LED WLAN#米检测的。




 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399Pro_EVB		
File:	83.PCIE-PCIE2.0_Mini		
Date:	Tuesday, November 18, 2019	Rev:	V1.2
Designed by:	Linus.Lin	Reviewed by:	<Checker>
		Sheet:	3 of 4


Revision History

Version	Date	Author	Change Note	Approved
V1.0	2018.09.04	Felix	First edition for RK3399Pro	Wayne
V1.1	2018.11.12	Felix	Second edition for RK3399Pro	Wayne
V1.2	2019.02.15	Felix	1.C7001滤波电容移到电源前端R7011处。 2.R2114改成120K 1%;R2112改成68K 1%。 3.R2027改成300K。 4.LOG电源BUCK出来串一个R2251=0.02R电阻。 5.C6106,C6107电容改成18P。	Wayne
V1.3	2019.05.21	Linus	1.修改RK3399Pro封装，引出NPU_CIF以及NPU_MIPI信号； 2.修改NPU的连接方式，由U20 OTG+U30改为U20 HOST+PCIE。 3.连接NPU MIPI DSI与CPU MIPI CSI； 4.预留NPU_CIF接口，用于连接bt656数据； 5.预留NPU_MIPI CSI接口，用于连接N4板子；	Wayne
V1.4	2019.11.08	Linus	1.修改J4600的信号，I2C由I2C4_SCL/SDA_TP改为I2C1_SCL/SDA_1V8； 2.删除Page 98-99的Power_Test功能； 3.根据参考设计的修改，调整VCC_0V9_S3到LDO1，调整VCC_0V9_S0到LDO3。 4.增加USB2.0 HUB电路，扩展USB用于Mini PCIe。 5.增加Mini PCIe接口，修改USB PHY电源为S3电源支持USB唤醒。 6.更新RK809-3 Power-on Sequence表格。 7.删除VCC_DDR电源及控制电路，电源与VCC_DDR电源合并。 8.VCC_RTC_S5增加测试电阻R2004。 9.根据WIFI晶体的CI，修改C6106/C6107成8pF。 10.NPU_USB20_AVDD_0V8/NPU_USB20_AVDD_1V8/NPU_MIPI_AVDD_0V8和NPU_MIPI_AVDD_1V8增加1ohm电阻防浪涌； 11.R2000改成R1206封装； 12.C2150调整到R2160的pin2端。 13.C2260/C2261改为100nF； R2272改为27K； R2270改为118K； TPD4E05U06改为ESD5304D； C3127改为100pF； 14.增加电容C2278提高DCDC响应。 15.更新FUSB302B封装；更新RK809-3封装； 16.R3108/R3109/C3127贴片； R1122/R2602/R2607 DNP 17.修改NPU_VDD_LOG_S0为NPU_VDD_LOG_S3； 18.NPU_PWREN电源使能脚合并，修改R2230为20K，修改R2218/R2233为39K； 修改R2227为82K；增加电容C2279/C2280/C2281/C2282； 19.修改FB2100/FB2101为1.5A规格；修改FB1400为1R/0402； 20.C2213/C2219/C2229/C2271修改为22pF； 21.修改VDD_LOG_S0为VDD_LOG_S3；	Wayne

Rockchip Confidential

 Fuzhou Rockchip Electronics	
Project:	RK3399Pro_EVB
File:	02.Revision History
Date:	Wednesday, November 20, 2019
Designed by:	Linus.Lin
Reviewed by:	<Checker>
Rev:	V1.3
Sheet:	3 of 50

Rockchip Confidential



Note:
T1=100ms.
T2 Step=2ms
T3=10ms
T4 Step by software
T5 Step by software

PMIC_PWRON

RESET

VCC_BUCK5_S3

VDD_LOG_S0

VDD_CENTER_S0

VCC_OV9_S3

VCCA_OV9_S0

VCC_DDR_S3

VCC_I1V8_S3

VCC_I1V8_S0

VCC_I1V5_S0

VDD_CPU_B_S0

VDD_GPU_S0

VDD_CPU_L_S0

VCCIO_3V0_S0

VCCIO_3V3_S0

VCCIO_SD_S0

VCC3V3_SD_S0

VCC3V3_SYS_S3

NPU_VDD_OV8_S3

NPU_VDD_LOG_S3

NPU_VCC_I1V8_S3




NPU_VCC_DDR_S3

NPU_VDD_CPU_S0


NPU_VCCIO_3V3_S3

NPU_VDD_S0

Timing diagram for PMIC_PWRON signal. The diagram shows the relationship between PMIC_PWRON and various power supply signals. PMIC_PWRON is a pulse that occurs after a delay from the RESET signal. The power supply signals shown are VCC_BUCK5_S3, VDD_LOG_S0, VDD_CENTER_S0, VCC_OV9_S3, VCCA_OV9_S0, VCC_DDR_S3, VCC_1V8_S3, VCC_1V8_S0, VCC_1V5_S0, VDD_CPU_B_S0, VDD_GPU_S0, VDD_CPU_L_S0, VCCIO_3V0_S0, VCCIO_3V3_S0, VCCIO_SD_S0, VCC3V3_SD_S0, VCC3V3_SYS_S3, NPU_VDD_OV8_S3, NPU_VDD_LOG_S3, NPU_VCC_1V8_S3, NPU_VCC_DDR_S3, NPU_VDD_CPU_S0, NPU_VCCIO_3V3_S3, and NPU_VDD_S0. The diagram illustrates the sequence of power-up events, with PMIC_PWRON asserting after the main power rails are stable.




NC & DNU





I2C MAP


Port	Pin Name	Domain	Bus Name	Pull-up voltage	Slave Device	Slave Addr (MS 7Bits)	Slave Bus Capability	Note
I2C0	I2C0_SCL/GPI01_C0_u I2C0_SDA/GPI01_B7_u	PMUI02	I2C0_SCL_PMIC I2C0_SDA_PMIC	VCC_1V8_S3	RK809-3	0x20	100kHz, 400kHz	Rockchip PMIC
					TCS4525	0x1c	100kHz, 400kHz, 3.4MHz	Torch-chip BUCK
					TCS4526	0x10	100kHz, 400kHz, 3.4MHz	Torch-chip BUCK
I2C1	I2C1_SCL/GPI04_A2_u I2C1_SDA/GPI04_A1_u	API05	I2C1_SCL_1V8 I2C1_SDA_1V8	VCC_1V8_S0	CAMERA	N/A	100kHz, 400kHz	MIPI/CIF CAMERA
					MPU6500	0x68	100kHz, 400kHz	InvenSense Gyroscope+Accelerometer
					AK8963C	0x0d	100kHz, 400kHz	AsahiKASEI COMPASS
					N4	0x30	100kHz, 400kHz	Nextchip 4-AHD
I2C2	I2C2_SCL/GPI02_A1_u I2C2_SDA/GPI02_A0_u	API02	NC					
I2C3	I2C3_SCL/GPI04_C1_u I2C3_SDA/GPI04_C0_u	API04	I2C3_SCL_HDMI I2C3_SDA_HDMI	VCCIO_3V0_S0	HDMI	N/A	100kHz, 400kHz	HDMI
I2C4	I2C4_SCL/GPI01_B4_u I2C4_SDA/GPI01_B3_u	PMUI02	I2C4_SCL_TP I2C4_SDA_TP	VCC_1V8_S3	Touch IC	N/A	100kHz, 400kHz	Touch IC
I2C5	I2C5_SCL/GPI03_B3_u I2C5_SDA/GPI03_B2_u	API01	NC					
I2C6	I2C6_SCL/GPI02_B2_u I2C6_SDA/GPI02_B1_u	API02	NC					
I2C7	I2C7_SCL/GPI02_B0_u I2C7_SDA/GPI02_A7_u	API02	NC					
I2C8	I2C8_SCL/GPI01_C5_u I2C8_SDA/GPI01_C4_u	PMUI02	I2C8_SCL_CC I2C8_SDA_CC	VCC_1V8_S3	ET7301B FUSB302B	0x40, 0x46	100kHz, 400kHz, 1MHz	ETEK USB Type-C Mux Fairchild USB Type-C Mux
NPU I2C1	NPU_I2C1_SCL/GPI00_C0_u NPU_I2C1_SDA/GPI00_C1_u	NPU_VCC_1V8	NPU_I2C1_SCL NPU_I2C1_SDA	NPU_VCC_1V8_S3	TCS4525	0x1c	100kHz, 400kHz, 3.4MHz	Torch-chip DC-DC BUCK
NPU I2C3	NPU_I2C3_SCL/GPI02_D0_u NPU_I2C3_SDA/GPI02_D1_u	NPU_VCC_1V8_S3	NPU_I2C3_SCL NPU_I2C3_SDA	NPU_VCC_1V8_S3	CAMERA	N/A	100kHz, 400kHz	CIF CAMERA

Rockchip Confidential

		Fuzhou Rockchip Electronics	
瑞芯微电子			
Project:	RK3399Pro_EVB		
File:	05.I2C MAP		
Date:	Friday, November 08, 2019		Rev: V1.3
Designed by:	Linus.Lin	Reviewed by: <Checker>	Sheet: 6 of 50


NPU Power

[illegible]

 Fuzhou Rockchip Electronics 瑞芯微电子	
Project:	RK3399Pro_EVB
File:	10.RK3399Pro Power
Date:	Friday, November 08, 2019
Rev:	V1.3
Designed by:	Linus.Lin
Sheet:	7 of 40


IO Power Domain Map

IO Domain	Pin No.	Support of IO Voltage			Default Actual assigned IO Domain Voltage			Notes
		1.8V	3.0V	3.3V	Net Name of Power Supply	Power Source	Voltage	
PMUIO1	GPIO0	✓	✗	✗	VCC_1V8_S3	RK809_LDO2	1.8V	
PMUIO2	GPIO1	✓	✓	✗	VCC_1V8_S3	RK809_LDO2	1.8V	GPIO0_B1/PMUIO2_VOLSEL pin defined as a set pin for PMUIO2 part voltage domain after power-on reset.It is pull-down for 1.8V or pull-up for 3.0V
APIO1	GPIO3	✗	✗	✓	VCCIO_3V3_S0	RK809_SW2	3.3V	
APIO2	GPIO2ab	✓	✓	✗	VCC1V8_DVP_S0	RK809_LDO5	1.8V	
APIO3	GPIO2cd	✓	✗	✗	VCC_1V8_S3	RK809_LDO2	1.8V	
APIO4	GPIO4cd	✓	✓	✗	VCCIO_3V0_S0	RK809_LDO7	3.0V	
APIO5	GPIO4a	✓	✓	✗	VCC_1V8_S0	RK809_LDO4	1.8V	
SDMMC0	GPIO4b	✓	✓	✗	VCCIO_SD_S0	RK809_LDO8	1.8V/3.0V auto	
NPU PMUIO1	GPIO0a	✓	✗	✗	NPU_VCC_1V8_S3	Ext_LDO	1.8V	
NPU PMUIO2	GPIO0bc	✓	✓	✓	NPU_VCC_1V8_S3	Ext_LDO	1.8V	
NPU VCCIO2	GPIO2	✓	✓	✓	NPU_VCC_1V8_S3	Ext_LDO	1.8V	
NPU VCCIO5	GPIO1b	✓	✓	✓	NPU_VCC_1V8_S3	Ext_LDO	1.8V	
NPU VCCIO6	GPIO4a	✓	✓	✓	NPU_VCCIO_3V3_S3	Ext_LDO	3.3V	


 Fuzhou Rockchip Electronics	
Project:	RK3399Pro_EVB
File:	06.IO Power Domain Map
Date:	Friday, November 08, 2019
Designed by:	Linus.Lin
Reviewed by:	<Checker>
Rev:	V1.3
Sheet:	7 of 50

Rockchip Confidential


PMUIO1




PMUIO2




NPU PMUIO1/PMUIO2/GPIO








NPV DDR Controller




EMMC Controller





<div><div><div></div><div>Rockchip</div><div>瑞芯微电子</div></div><div>Fuzhou Rockchip Electronics</div></div>			
Project:	RK3399Pro_EVB		
File:	13.RK3399Pro EMMC Controller		
Date:	Friday, November 08, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	10 of 40




NOTE:
Pin Y24 and Pin AA22 connected to
together internal.



	NPU	PCIE/USB
--	-----	----------





Default: 0003.0




Dx_SEL=0, A to
Dx_SEL=1, B to

Dx_SEL=1, R to



CON2M IX3 2A54 V
CON2M IX3 2A54 V NTR



SARADC





 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399Pro_EVB		
File:	15.RK3399Pro SARADC/USIC		
Date:	Friday, November 08, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	12 of 40




<div> <div>API01</div> <div> <div> <div>U1000R</div> <div>RK3399Pro</div> <div> <div>API01 3.3V only</div> <div> MAC_TXD0/SP14_RXD0/GPIO3_A0_0 MAC_TXD3/SP14_TXD0/GPIO3_A1_0 MAC_RXD0/SP14_CLK/GPIO3_A2_0 MAC_RXD3/SP14_CSN0/GPIO3_A3_0 MAC_TXD0/SP10_RXD0/GPIO3_A4_0 MAC_TXD1/SP10_TXD0/GPIO3_A5_0 MAC_RXD0/SP10_CLK/GPIO3_A6_0 MAC_RXD1/SP10_CSN0/GPIO3_A7_0 MAC_RXD0/SP10_CSN1/GPIO3_B0_0 MAC_RXD1/SP10_CSN2/GPIO3_B1_0 MAC_RXD0/SP10_CSN3/GPIO3_B2_0 MAC_RXD1/SP10_CSN4/GPIO3_B3_0 MAC_TXD0/SP10_TXD0/GPIO3_B4_0 MAC_TXD1/SP10_TXD0/GPIO3_B5_0 MAC_RXD0/SP10_TXD0/GPIO3_B6_0 MAC_RXD1/SP10_TXD0/GPIO3_B7_0 MAC_RXD0/SP10_TXD0/GPIO3_C0_0 MAC_TXD1/SP10_TXD0/GPIO3_C1_0 API01_VDDPST API01_VDD</div> </div> </div> <div> <div> <div>F24</div> <div>F25</div> <div>F26</div> <div>F27</div> <div>F28</div> <div>F29</div> <div>F30</div> <div>F31</div> <div>F32</div> <div>F33</div> <div>F34</div> <div>F35</div> <div>F36</div> <div>F37</div> <div>F38</div> <div>F39</div> <div>F40</div> <div>F41</div> <div>F42</div> <div>F43</div> <div>F44</div> <div>F45</div> <div>F46</div> <div>F47</div> <div>F48</div> <div>F49</div> <div>F50</div> <div>F51</div> <div>F52</div> <div>F53</div> <div>F54</div> <div>F55</div> <div>F56</div> <div>F57</div> <div>F58</div> <div>F59</div> <div>F60</div> <div>F61</div> <div>F62</div> <div>F63</div> <div>F64</div> <div>F65</div> <div>F66</div> <div>F67</div> <div>F68</div> <div>F69</div> <div>F70</div> <div>F71</div> <div>F72</div> <div>F73</div> <div>F74</div> <div>F75</div> <div>F76</div> <div>F77</div> <div>F78</div> <div>F79</div> <div>F80</div> <div>F81</div> <div>F82</div> <div>F83</div> <div>F84</div> <div>F85</div> <div>F86</div> <div>F87</div> <div>F88</div> <div>F89</div> <div>F90</div> <div>F91</div> <div>F92</div> <div>F93</div> <div>F94</div> <div>F95</div> <div>F96</div> <div>F97</div> <div>F98</div> <div>F99</div> <div>F100</div> <div>F101</div> <div>F102</div> <div>F103</div> <div>F104</div> <div>F105</div> <div>F106</div> <div>F107</div> <div>F108</div> <div>F109</div> <div>F110</div> <div>F111</div> <div>F112</div> <div>F113</div> <div>F114</div> <div>F115</div> <div>F116</div> <div>F117</div> <div>F118</div> <div>F119</div> <div>F120</div> <div>F121</div> <div>F122</div> <div>F123</div> <div>F124</div> <div>F125</div> <div>F126</div> <div>F127</div> <div>F128</div> <div>F129</div> <div>F130</div> <div>F131</div> <div>F132</div> <div>F133</div> <div>F134</div> <div>F135</div> <div>F136</div> <div>F137</div> <div>F138</div> <div>F139</div> <div>F140</div> <div>F141</div> <div>F142</div> <div>F143</div> <div>F144</div> <div>F145</div> <div>F146</div> <div>F147</div> <div>F148</div> <div>F149</div> <div>F150</div> <div>F151</div> <div>F152</div> <div>F153</div> <div>F154</div> <div>F155</div> <div>F156</div> <div>F157</div> <div>F158</div> <div>F159</div> <div>F160</div> <div>F161</div> <div>F162</div> <div>F163</div> <div>F164</div> <div>F165</div> <div>F166</div> <div>F167</div> <div>F168</div> <div>F169</div> <div>F170</div> <div>F171</div> <div>F172</div> <div>F173</div> <div>F174</div> <div>F175</div> <div>F176</div> <div>F177</div> <div>F178</div> <div>F179</div> <div>F180</div> <div>F181</div> <div>F182</div> <div>F183</div> <div>F184</div> <div>F185</div> <div>F186</div> <div>F187</div> <div>F188</div> <div>F189</div> <div>F190</div> <div>F191</div> <div>F192</div> <div>F193</div> <div>F194</div> <div>F195</div> <div>F196</div> <div>F197</div> <div>F198</div> <div>F199</div> <div>F200</div> <div>F201</div> <div>F202</div> <div>F203</div> <div>F204</div> <div>F205</div> <div>F206</div> <div>F207</div> <div>F208</div> <div>F209</div> <div>F210</div> <div>F211</div> <div>F212</div> <div>F213</div> <div>F214</div> <div>F215</div> <div>F216</div> <div>F217</div> <div>F218</div> <div>F219</div> <div>F220</div> <div>F221</div> <div>F222</div> <div>F223</div> <div>F224</div> <div>F225</div> <div>F226</div> <div>F227</div> <div>F228</div> <div>F229</div> <div>F230</div> <div>F231</div> <div>F232</div> <div>F233</div> <div>F234</div> <div>F235</div> <div>F236</div> <div>F237</div> <div>F238</div> <div>F239</div> <div>F240</div> <div>F241</div> <div>F242</div> <div>F243</div> <div>F244</div> <div>F245</div> <div>F246</div> <div>F247</div> <div>F248</div> <div>F249</div> <div>F250</div> <div>F251</div> <div>F252</div> <div>F253</div> <div>F254</div> <div>F255</div> <div>F256</div> <div>F257</div> <div>F258</div> <div>F259</div> <div>F260</div> <div>F261</div> <div>F262</div> <div>F263</div> <div>F264</div> <div>F265</div> <div>F266</div> <div>F267</div> <div>F268</div> <div>F269</div> <div>F270</div> <div>F271</div> <div>F272</div> <div>F273</div> <div>F274</div> <div>F275</div> <div>F276</div> <div>F277</div> <div>F278</div> <div>F279</div> <div>F280</div> <div>F281</div> <div>F282</div> <div>F283</div> <div>F284</div> <div>F285</div> <div>F286</div> <div>F287</div> <div>F288</div> <div>F289</div> <div>F290</div> <div>F291</div> <div>F292</div> <div>F293</div> <div>F294</div> <div>F295</div> <div>F296</div> <div>F297</div> <div>F298</div> <div>F299</div> <div>F300</div> <div>F301</div> <div>F302</div> <div>F303</div> <div>F304</div> <div>F305</div> <div>F306</div> <div>F307</div> <div>F308</div> <div>F309</div> <div>F310</div> <div>F311</div> <div>F312</div> <div>F313</div> <div>F314</div> <div>F315</div> <div>F316</div> <div>F317</div> <div>F318</div> <div>F319</div> <div>F320</div> <div>F321</div> <div>F322</div> <div>F323</div> <div>F324</div> <div>F325</div> <div>F326</div> <div>F327</div> <div>F328</div> <div>F329</div> <div>F330</div> <div>F331</div> <div>F332</div> <div>F333</div> <div>F334</div> <div>F335</div> <div>F336</div> <div>F337</div> <div>F338</div> <div>F339</div> <div>F340</div> <div>F341</div> <div>F342</div> <div>F343</div> <div>F344</div> <div>F345</div> <div>F346</div> <div>F347</div> <div>F348</div> <div>F349</div> <div>F350</div> <div>F351</div> <div>F352</div> <div>F353</div> <div>F354</div> <div>F355</div> <div>F356</div> <div>F357</div> <div>F358</div> <div>F359</div> <div>F360</div> <div>F361</div> <div>F362</div> <div>F363</div> <div>F364</div> <div>F365</div> <div>F366</div> <div>F367</div> <div>F368</div> <div>F369</div> <div>F370</div> <div>F371</div> <div>F372</div> <div>F373</div> <div>F374</div> <div>F375</div> <div>F376</div> <div>F377</div> <div>F378</div> <div>F379</div> <div>F380</div> <div>F381</div> <div>F382</div> <div>F383</div> <div>F384</div> <div>F385</div> <div>F386</div> <div>F387</div> <div>F388</div> <div>F389</div> <div>F390</div> <div>F391</div> <div>F392</div> <div>F393</div> <div>F394</div> <div>F395</div> <div>F396</div> <div>F397</div> <div>F398</div> <div>F399</div> <div>F400</div> <div>F401</div> <div>F402</div> <div>F403</div> <div>F404</div> <div>F405</div> <div>F406</div> <div>F407</div> <div>F408</div> <div>F409</div> <div>F410</div> <div>F411</div> <div>F412</div> <div>F413</div> <div>F414</div> <div>F415</div> <div>F416</div> <div>F417</div> <div>F418</div> <div>F419</div> <div>F420</div> <div>F421</div> <div>F422</div> <div>F423</div> <div>F424</div> <div>F425</div> <div>F426</div> <div>F427</div> <div>F428</div> <div>F429</div> <div>F430</div> <div>F431</div> </div></div></div></div>
--

DC IN




 Fuzhou Rockchip Electronics 瑞芯微电子	
Project:	RK3399Pro_EVB
File:	20.Power DC IN
Date:	Tuesday, November 19, 2019
Rev:	V1.3
Designed by:	Linux.Lin
Sheet:	16 of 40


PMIC RK809-3 DCDC




PMIC RK809-3 Management



PMIC RK809-3 LDO



PMIC RK809-3 CODEC



VDD_CPU_B power

VDD_GPU power

VDD_LOG power

NPU Part power

Rockchip Fuzhou Rockchip Electronics

Project: RK3399Pro_EVB

File: 22.Power CPU/GPU/NPU

Date: Tuesday, November 19, 2019

Rev: V1.3

Designed by: Linx.Lin

Sheet: 02 of 40

PCB layout showing power planes and components for VDD_CPU_B power, VDD_GPU power, VDD_LOG power, and NPU Part power. The layout includes various capacitors, resistors, and integrated circuits (ICs) connected to the power planes.

VDD_CPU_B power

VDD_GPU power

VDD_LOG power

NPU Part power

Legend:

DDR Type	VCC_DDR	R2219
DDR4	1.25V	110K
LPDDR3	1.25V	110K
DDR3L	1.35V	127K
DDR3	1.5V	154K

Rockchip
Fuzhou Rockchip Electronics

Project: RK3399Pro_EVB

File: 22.Power CPU/GPU/NPU

Date: Tuesday, November 19, 2019

Rev: V1.3

Designed by: Linan.Lin

Sheet: 62 of 60

VDD_CPU_B power

VDD_GPU power

VDD_LOG power

NPU Part power

Rockchip Fuzhou Rockchip Electronics

Project: RK3399Pro_EVB

File: 22.Power CPU/GPU/NPU

Date: Tuesday, November 19, 2019

Rev: V1.3

Designed by: Linus.Lin

Sheet: 02 of 40

VDD_CPU_B power

VDD_GPU power

VDD_LOG power

NPU Part power

Rockchip Fuzhou Rockchip Electronics

Project: RK3399Pro_EVB

File: 22.Power CPU/GPU/NPU

Date: Tuesday, November 19, 2019

Rev: V1.3

Designed by: Linus.Lin

Sheet: 02 of 40

PCB layout showing power planes and components for VDD_CPU_B power, VDD_GPU power, VDD_LOG power, and NPU Part power. The layout includes various capacitors, resistors, and integrated circuits (ICs) connected to the power planes.

VDD_CPU_B power

VDD_GPU power

VDD_LOG power

NPU Part power

Legend:

DDR Type	VCC_DDR	R2219
DDR4	1.25V	110K
LPDDR3	1.25V	110K
DDR3L	1.35V	127K
DDR3	1.5V	154K

Rockchip
Fuzhou Rockchip Electronics

Project: RK3399Pro_EVB

File: 22.Power CPU/GPU/NPU

Date: Tuesday, November 19, 2019

Rev: V1.3

Designed by: Linan.Lin

Sheet: 62 of 60

PCB layout showing power planes and components for VDD_CPU_B power, VDD_GPU power, VDD_LOG power, and NPU Part power. The layout includes various capacitors, resistors, and integrated circuits (ICs) connected to the power planes.

VDD_CPU_B power

VDD_GPU power

VDD_LOG power

NPU Part power

Legend:

DGR Type	VCC DGR	R2219
DGR4	1.25V	110K
DGR3	1.25V	110K
DGR3L	1.35V	127K
DGR3	1.35V	154K

Rockchip Fuzhou Rockchip Electronics

Project: RK3399Pro_EVB

File: 22.Power CPU/GPU/NPU


Date: Tuesday, November 19, 2019

Rev: V1.3


Designed by: Linan.Lin

Sheet: 62 of 40


USB3.0 HOST




Note: All the ESD components should be placed close to the port



		Fuzhou Rockchip Electronics	
瑞芯微电子			
Project:	RK3399Pro_EVB		
File:	25.USB HOST Port		
Date:	Friday, November 08, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	19 of 40

USB Type-C



 <div style="display: inline-block; vertical-align: middle;"> Fuzhou Rockchip Electronics 瑞芯微电子 </div>	
Project:	RK3399Pro_EVB
File:	26.USB TYPE-C Port
Date:	Tuesday, November 19, 2019
Designed by:	Linux Lin
Rev:	V1.3
Sheet:	29 of 40


NPU LPDDR3 1x32bit




Note: All the power filter capacitors should be placed close to the power pins of LPDDR3

Note:
 $V_{ih} = V_{CC}$
 $V_{il} = V_{CC} * R_{on} / (R_{on} + R_{odt})$
 $V_{REFDQ_DDR} = (V_{ih} + V_{il}) / 2$


eg: $V_{CC} = 1.2V$, $R_{on} = 34\text{ohm}$, $R_{odt} = 240\text{ohm}$
 so, $V_{ih} = 1.2V$, $V_{il} = 0.149V$, $V_{REFDQ_DDR} = 0.674V$

 Fuzhou Rockchip Electronics 瑞芯微电子	
Project:	RK3399Pro_EVB
File:	31.NPU RAM-LPDDR3 1x32bit
Date:	Friday, November 06, 2019
Rev:	V1.3
Designed by:	Linus.Lin
Sheet:	21 of 40




<div><div><div><div><div><div></div><div>Rockchip</div></div></div><div><div><div></div><div>瑞芯微电子</div></div><div><div>Fuzhou Rockchip Electronics</div></div></div></div></div></div>			
Project:	RK3399Pro_EVB		
File:	41.EMMC		
Date:	Friday, November 08, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	23 of 40


Note:
模块原理图设计说明（正式参考图请删除）：
HOST1_DP/DM是SOC给出来的信号。
有些HUB芯片的晶体必须要加1M电阻，否则不起振，更换的时候请注意。
如果没有软复位的需求，可以删除SOC复位和电阻。




Power
Note:All the Power filter capacitors should be placed close to the power pins of GL852G.
模块原理图设计说明（正式参考图请删除）：



Note:Note:All the ESD components should be placed close to the port
模块原理图设计说明（正式参考图请删除）：









Over-Current Protection
Note:Note:All the ESD components should be placed close to the port
模块原理图设计说明（正式参考图请删除）：



Rockchip 瑞芯微电子			
Fuzhou Rockchip Electronics			
Project: RK3399Pro_EVB			
File: 28.USB HUB-USB2.0			
Date: Tuesday, November 19, 2019	Rev: V1.2		
Designed by: Linan.Lin	Reviewed by: Chenlin	Sheet: 23	of 49

MIPI CSI of N4




 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399Pro_EVB		
File:	46.MIPI CSI to N4		
Date:	Friday, November 08, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	24 of 40




Fuzhou Rockchip Electronics





A

eDP PORT





 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399Pro_EVB		
File:	50.LCM-eDP Panel		
Date:	Friday, November 08, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	27 of 40


MIPI DSI





NOTE:
J4801 insert TX device: S4800 1/8 and 3/6 switch on; others off.
J4801 insert RX device: S4800 2/7 and 4/5 switch on; others off.




 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399Pro_EVB		
File:	51.LCM-MIPI DSI		
Date:	Friday, November 08, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	28 of 40



 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399Pro_EVB		
File:	61.WIFI/BT AP6398S		
Date:	Tuesday, November 19, 2019	Rev:	V1.3
Designed by:	Linux.Lin	Sheet:	29 of 40




HEADPHONE





SPEAKER




MIC



 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399Pro_EVB		
File:	70.AUDIO1		
Date:	Wednesday, November 20, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	31 of 40


A

Gyroscope+G-sensor






Compass

Note:
The first pin of AK8963C must be place on the lower left corner of PCB.




IR



 瑞芯微电子		Fuzhou Rockchip Electronics	
Project:	RK3399Pro_EVB		
File:	90.Sensor		
Date:	Tuesday, November 19, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	34 of 40


Key Array




Key Name	SARADC
VOL+/RECOVERY	10
VOL-	170
HOME	354
MENU	560
ESC	747

Rockchip 瑞芯微电子 Fuzhou Rockchip Electronics			
Project:	RK3399Pro_EVB		
File:	92.Key Array		
Date:	Friday, November 08, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	36 of 40

EFUSE POWER




NPU EFUSE POWER




Rockchip 瑞芯微电子			
Fuzhou Rockchip Electronics			
Project:	RK3399Pro_EVB		
File:	96.EFUSE		
Date:	Friday, November 08, 2019	Rev:	V1.3
Designed by:	Linus.Lin	Sheet:	37 of 40

Debug UART2
(USB To UART)



NPU DFT JTAG



NPU SWD JTAG



NPU UART DEBUG

