

# Reference Schematics For RK3588

## RK3588\_AIOT\_REF\_SCH\_V12

### Main Functions Introduction

- 1) PMIC: 1xRK806-1+DiscretePower
- 2) RAM: 2xLPDDR4/4X\_32bit or 2xLPDDR5\_32bit
- 3) ROM: eMMC5.1(Default) or SPI Flash
- 4) Support: 1xSDMMC3.0 Card
- 5) Support: 1 x TYPEC3.0(With DP TX)+1 x USB3.0 HOST+ 1 x USB20 HOST or USB3.0/2.0 HUB
- 6) Support: 3 x SATA3.0 Connector (7pin) or SATA PM
- 7) Support: 1 x 4Lane PCIe3.0 Connector (Dual Mode)
- 8) Support: 2 x 4Lanes MIPI DPHY RX Camera
- 9) Support: 2 x 4Lanes MIPI D/CPHY RX Camera
- 10) Support: 1 x HDMI2.0 RX or HDMI IN to mipi
- 11) Support: 2 x HDMI2.1 TX or 2 x eDP1.3 TX
- 12) Support: 2 x 4Lanes MIPI D/CHY-TX
- 13) Support: 1xVGA Connector(DP to VGA)
- 14) Support: 1x4Lanes DP Port
- 15) Support: a/b/g/n/ac/ax 2T2R WIFI 6/5(PCIE/SDIO) +BT5.0
- 16) Support: 1x 10/100/1000 RJ45 Port(RGMII)
- 17) Support: 1x 10/100/1000 RJ45 Port(PCIE)
- 18) Support: 4G Module
- 19) Support: PCIE M.2
- 20) Support: 1xHeadphone+2xSPK+1xAnalog MIC

**Rockchip Confidential**

<b>Rockchip</b> Rockchip Electronics Co., Ltd			
Project:	RK3588_AIOT_SCH		
File:	00.Cover Page		
Date:	Wednesday, October 12, 2022	Rev:	V1.3
Designed by:	RZF	Reviewed by:	Sheet: 0 of 99

Table of Content

Page 1	00.Cover Page
Page 2	01.Index and Notes
Page 3	02.Revision History
Page 4	03.Block Diagram
Page 5	04.Power Tree
Page 6	05.System Power Sequence
Page 7	07.USB Controller Configure Tab
Page 8	08.PCIE Fun Map
Page 9	10.RK3588_Power/GND
Page 10	11.RK3588_OSC/PLL/PMUIO
Page 11	12.RK3588 DDR Controler
Page 12	13.RK3588_Flash/SD Controller
Page 13	14.RK3588_USB30/USB20_Ctrl
Page 14	15.RK3588_SARADC/1.8V Only GPIO
Page 15	16.RK3588_MIPi Interface
Page 16	17.RK3588_HDMI/eDP Interface
Page 17	18.RK3588_PCIE30/PCIE20/SATA30
Page 18	19.RK3588_1.8V/ 3.3V GPIO
Page 19	20.Power_DC IN/VCC4V0_SYS
Page 20	21.Power_Ext VCC_5V0
Page 21	22.Power-PMIC_RK806-1
Page 22	23.Power_Ext Discrete
Page 23	24.RTC/FAN/SATA POWER
Page 24	25.USB20/USB30 Port
Page 25	26.Type-C Port
Page 26	27.USB2.0 Micro Port(option)
Page 27	28.USB HUB GL85x (option)
Page 28	38.DRAM-LPDDR4X_200P_2X32bit
Page 29	39.DRAM-LPDDR5_315P_2X32bit
Page 30	40.Flash-eMMC Flash
Page 31	42.Flash-TF Card
Page 32	43.Flash-SPI FLASH(option)
Page 33	45.VI-Camera MIPI_D/CPHY0-RX
Page 34	46.VI-Camera MIPI_D/CPHY1-RX
Page 35	47.VI-Camera MIPI_DPHY0-RX
Page 36	48.VI-Camera MIPI_DPHY1-RX
Page 37	49.VI-HDMI2.0 RX
Page 38	50.VO-HDMI2.1 TX
Page 39	51.VI-HDMI IN To MIPI RX
Page 40	52.VO-LCM_Signal_MIPI_D/CPHY_TX
Page 41	53.VO-LCM_Dual MIPI_D/CPHY TX
Page 42	56.VO-LCM_eDP
Page 43	57.VO-DP
Page 44	58.VO-VGA Output
Page 45	59.TP Connector_COF
Page 46	62.WIFI/BT-SDIO_2T2R(option1)
Page 47	63.WIFI/BT-PCIE_2T2R(option2)
Page 48	65.Ethernet-RMII(option)
Page 49	67.Ethernet-GPHY_RGMII1
Page 50	68.Ethernet-PCIE
Page 51	70.Audio Codec
Page 52	71.Audio Codec(option)
Page 53	72.SPK PA

Page 54	80.PCIE-PCIE3.0 CLK GENERATOR
Page 55	81.PCIE-PCIE3.0 Slot
Page 56	82.SATA-SATA3.0 Slot_7P
Page 57	83.SATA-SATA_PM(option)
Page 58	87.MiniPCIE2.0 Slot(option)
Page 59	89.PCIE-M.2(option)
Page 60	90.SENSOR
Page 61	92.KEY Array
Page 62	93.Debug UART
Page 63	99.Mark/Hole/Heatsink

**Note**

The power suffix S0 or S3 means:

**S3: Keep power On during sleeping**

**S0:Power off during sleeping**

Generate Bill of Materials

Header:

Item\Part\Description\PCB Footprint\Reference\Quantity\Option

Combined property string:

{Item}\{Value}\{Description}\{PCB Footprint}\{Reference}\{Quantity}\{Option}

Description


Note

Option

Notes

- NOTE 1:**  
**Component parameter description**  
1. DNP stands for component not mounted temporarily  
2. If Value or option is DNP, which means the area is reserved without being mounted
- NOTE 2:**  
**Please use our recommended components to avoid too many changes.**  
**For more informations about the second source,please refer to our AVL.**

Rockchip Confidential




Rockchip Electronics Co., Ltd


Project:	RK3588_AIOT_SCH		
File:	01.Index and Notes		
Date:	Wednesday, October 12, 2022	Rev:	V1.3
Designed by:	RZF	Reviewed by:	Sheet: 1 of 99

Revision History

Version	Date	By	Change Dscription	Approved
V1.0	2021-12-28	Felix.ruan	1:Revision preliminary version	Chenw
V1.1	2022-02-15	Felix.ruan	1.更改C5808-C5810,C5816的电容两边网络一致的问题。 2.C5205-C5208的耐压值改成25V； C5304—C5307的耐压值改成25V； C5614—C5617的耐压值改成25V。 3.C1600,C1608的电容改成1UF/4V。 4.PCIEx1_0_PERSTn_M1_L网络改成PCIEx1_0_PERSTn_M2_L； PCIEx1_0_CLKREQn_M1_L网络改成PCIEx1_0_CLKREQn_M2_L； PCIEx1_0_WAKEn_M1_L/GPIO1_B3网络改成PCIEx1_0_WAKEn_M2_L/GPIO1_B3。 5.删除预留的电源。VCC_1V8_S3_PLD06，"VCC1V8_PMU_DDR_S3"网络的电源直接接VCC_1V8_S3。 6."VGA_HPDIN_L"(Pin AK27)与"SDMMC_PWREN"(Pin T28)的IO分配互换。 7.为了减少待机功耗，PMUIO2的供电电源改成1.8V。 8.L2300， L2301， L2203， L2205， L2207， L2303的电感0.22uH(TDK)改为0.24uH(Sunlord)； L2201的电感0.22uH(TDK)改为0.22uH (Sunlord)，封装IND_404020。 9.R2001电阻封装改0805。 10.C4900改为NC， R4911的47K改为2K， R4908的100K改为10K， R4909的100K改为10K。 11.eARC的功能不支持，相关eARC的网络改成"HDMI0/1_TX_SBDP/N"	Chenw
V1.2	2022-05-25	Felix.ruan	1.增加AU5426/SI52144的PCIE时钟方案：时钟发生器的OE脚，增加PCIE30X4_CLKREQn*的控制，在待机时关掉，达到省电目的-----PAGE80 2.更改PAGE04， PAGE10页电流实测数据 3.更改RK3588的封装，增加MIPI D/C PHY的使用描述（此接口的MIPI_DPHY_RX不建议使用） 4.SPKPA型号TT8642改成TCS7191A-----PAGE70&71 5.HDMI的eARC通道两个电容NC，暂不支持eARC功能----PAGE50 6.新增图纸中2A/3A BUCK的厂家型号 7.增加AW88394的SPK PA参考电路	Chenw
V1.3	2022-08-30	Felix.ruan	1.HDMI的下拉电阻从499ohm改成590ohm。-----PAGE50 2.删掉网络"PMIC_PWR_CTRL3"（Pin T32）。-----PAGE11& PAGE22 3.MP8759增加MODE_SELECT控制。-----PAGE11&PAGE20 4.增加每个SATA只能扩展5个PORT标注。----PAGE18 5.HDMI RX AVDD0V75和USB20_DVDD_0V75电压改成VDD_0V75_S0----PAGE14&PAGE17 6.R8024， R8026， R8039电阻改为10K； R8007电阻改为300R。----PAGE80 7.HDMI/EDP_TX_VDD_0V75电压网络改为"HDMI_VDDA0V85_S0"，实际软件设置0.8375V。 8.增加PCIE的标注。----PAGE18 9.增加PAGE51.VI—HDMI IN TO MIPI RX 10.RGMII的型号RTL82111改为RK631----PAGE67 11.增加HDMI RX的使用注意事项标注---PAGE49	Chenw


Rockchip Confidential

 Rockchip Electronics Co., Ltd			
Project:	RK3588_AIOT_SCH		
File:	02.Revision History		
Date:	Friday, October 21, 2022	Rev:	V1.3
Designed by:	RZF	Reviewed by:	Sheet: 2 of 99




**Rockchip Confidential**

12V/3A Adapter



# Power Sequence



Power Supply	PMIC Channel	Supply Limit	Power Name	Time Slot	Default Voltage	Default ON/OFF	Sleep ON/OFF	Peak Current	Sleep Current
VCC4V0_SYS	RK806-1_BUCK1	6.5A	VDD_GPU_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK2	5A	VDD_CPU_LIT_S0	Slot:3	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK3	5A	VDD_LOG_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK4	3A	VDD_VDENC_S0	Slot:5	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK5	2.5A	VDD_DDR_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK6	2.5A	VDD2_DDR_S3	Slot:4	ADJ FB=0.5V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK7	2.5A	VCC_2V0_PLDO_S3	Slot:1	2.0V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK8	2.5A	VCC_3V3_S3	Slot:6	3.3V	ON	ON	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK9	2.5A	VDDQ_DDR_S0	Slot:6	ADJ FB=0.5V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_BUCK10	2.5A	VCC_1V8_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_2V0_PLDO	RK806-1_PLDO1	0.5A	VCCA_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO2	0.3A	VCC_1V8_S0	Slot:3	1.8V	ON	OFF	TBD	TBD
	RK806-1_PLDO3	0.3A	VDDA_1V2_S0	Slot:4	1.2V	ON	OFF	TBD	TBD
VCC4V0_SYS	RK806-1_PLDO4	0.5A	VCCA_3V3_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO5	0.3A	VCCIO_SD_S0	Slot:6	3.3V	ON	OFF	TBD	TBD
	RK806-1_PLDO6	0.3A	VCCA1V8_PLDO6_S3	Slot:3	1.8V	ON	ON	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO1	0.3A	VDD_0V75_S3	Slot:2	0.75V	ON	ON	TBD	TBD
	RK806-1_NLDO2	0.3A	VDDA_DDR_PLL_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO3	0.5A	VDDA_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC_1V1_NLDO	RK806-1_NLDO4	0.5A	VDDA_0V85_S0	Slot:2	0.85V	ON	OFF	TBD	TBD
	RK806-1_NLDO5	0.3A	VDD_0V75_S0	Slot:2	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_CPU_BIG0_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-3	6A	VDD_CPU_BIG1_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	BUCK_RK860-2	6A	VDD_NPU_S0	Slot:6A	0.75V	ON	OFF	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VCC_1V1_NLDO_S3	Slot:1	1.1V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2A	VDD2L_0V9_DDR_S3	Slot:5	0.9V	ON	ON	TBD	TBD
VCC4V0_SYS	EXT_BUCK	2.5A	VCC_3V3_SD_S0	Slot:6A	3.3V	ON	OFF	TBD	TBD
VCC_3V3_S3	EXT_BUCK	2A	VCC_1V2_CAM_S0	OFF	1.2V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_1V8_CAM_S0	OFF	1.8V	OFF	OFF	TBD	TBD
VCC_3V3_S3	LDO_PT5108	0.5A	VCC_2V8_CAM_S0	OFF	2.8V	OFF	OFF	TBD	TBD

## IO Power Domain Map

IO Domain	Pin Num	Support IO Voltage	Supply Power Pin Name	Power Source	IO Operating Voltage
PMUIO1	Pin N28	1.8V Only	PMUIO1_1V8	VCC_1V8_S3	1.8V
PMUIO2	Pin R27 Pin P28	1.8V or 3.3V	PMUIO2_1V8 PMUIO2	VCC_1V8_S3	1.8V
EMMCIO	Pin V26	1.8V Only	EMMCIO_1V8	VCC_1V8_S0	1.8V
VCCIO1	Pin G20	1.8V Only	VCCIO1_1V8	VCC_1V8_S0	1.8V
VCCIO2	Pin AA7 Pin Y7	1.8V or 3.3V	VCCIO2_1V8 VCCIO2	VCC_1V8_S0 VCC_IO_SD	1.8V/3.3V
VCCIO3	Pin Y26	1.8V Only	VCCIO3_1V8	VCC_1V8_S0	1.8V
VCCIO4	Pin H20 Pin H21	1.8V or 3.3V	VCCIO4_1V8 VCCIO4	VCC_1V8_S0 VCC_1V8_S0	1.8V
VCCIO5	Pin W25 Pin W26	1.8V or 3.3V	VCCIO5_1V8 VCCIO5	VCC_1V8_S0 VCC_3V3_S0	3.3V
VCCIO6	Pin AC25 Pin AC26	1.8V or 3.3V	VCCIO6_1V8 VCCIO6	VCC_1V8_S0 VCC_3V3_S0	3.3V

IO Type	Operating Voltage
1.8V Only	VCCIO*_1V8=1.8V
1.8V or 3.3V	VCCIO*_1V8=1.8V VCCIO*=1.8V or 3.3V

Rockchip Confidential

Rockchip Electronics Co., Ltd				
Project:	RK3588_AIOT_SCH			
File:	05.System Power Sequence			
Date:	Wednesday, October 12, 2022	Rev:	V1.3	
Designed by:	RZF	Reviewed by:	<Checker>	Sheet: 5 of 90




# USB Controller Configure Table


Controller Name	Pin Name	Type-C Function	DPx4Lane Function	USB30 OTG+DPx2Lane Function	OPTION1	OPTION2	USB20 OTG+DPx2Lane Function	OPTION1	OPTION2	USB20 OTG+DPx4Lane Function	OPTION1	OPTION2
USB30 OTG0 Device or Host	TYPEC0_SSR1/DP0_TX0	TYPEC0_SSR1	DP0_TX0	DP0_TX0	TYPEC0_SSR1P/DP0_TX0P	DP0_TX0P	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0
	TYPEC0_SSR2/DP0_TX1	TYPEC0_SSR2	DP0_TX1	DP0_TX1	TYPEC0_SSR2P/DP0_TX1P	DP0_TX1P	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1
	TYPEC0_SSR3/DP0_TX2	TYPEC0_SSR3	DP0_TX2	DP0_TX2	TYPEC0_SSR3P/DP0_TX2P	DP0_TX2P	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2
	TYPEC0_SSR4/DP0_TX3	TYPEC0_SSR4	DP0_TX3	DP0_TX3	TYPEC0_SSR4P/DP0_TX3P	DP0_TX3P	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3
USB20 OTG0 Device or Host	TYPEC0_SSR1/DP0_TX0	TYPEC0_SSR1	DP0_TX0	DP0_TX0	TYPEC0_SSR1P/DP0_TX0P	DP0_TX0P	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0	DP0_TX0
	TYPEC0_SSR2/DP0_TX1	TYPEC0_SSR2	DP0_TX1	DP0_TX1	TYPEC0_SSR2P/DP0_TX1P	DP0_TX1P	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1	DP0_TX1
	TYPEC0_SSR3/DP0_TX2	TYPEC0_SSR3	DP0_TX2	DP0_TX2	TYPEC0_SSR3P/DP0_TX2P	DP0_TX2P	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2	DP0_TX2
	TYPEC0_SSR4/DP0_TX3	TYPEC0_SSR4	DP0_TX3	DP0_TX3	TYPEC0_SSR4P/DP0_TX3P	DP0_TX3P	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3	DP0_TX3
USB30 OTG1 Device or Host	TYPEC1_SSR1/DP1_TX0	TYPEC1_SSR1	DP1_TX0	DP1_TX0	TYPEC1_SSR1P/DP1_TX0P	DP1_TX0P	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0
	TYPEC1_SSR2/DP1_TX1	TYPEC1_SSR2	DP1_TX1	DP1_TX1	TYPEC1_SSR2P/DP1_TX1P	DP1_TX1P	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1
	TYPEC1_SSR3/DP1_TX2	TYPEC1_SSR3	DP1_TX2	DP1_TX2	TYPEC1_SSR3P/DP1_TX2P	DP1_TX2P	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2
	TYPEC1_SSR4/DP1_TX3	TYPEC1_SSR4	DP1_TX3	DP1_TX3	TYPEC1_SSR4P/DP1_TX3P	DP1_TX3P	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3
USB20 OTG1 Device or Host	TYPEC1_SSR1/DP1_TX0	TYPEC1_SSR1	DP1_TX0	DP1_TX0	TYPEC1_SSR1P/DP1_TX0P	DP1_TX0P	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0	DP1_TX0
	TYPEC1_SSR2/DP1_TX1	TYPEC1_SSR2	DP1_TX1	DP1_TX1	TYPEC1_SSR2P/DP1_TX1P	DP1_TX1P	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1	DP1_TX1
	TYPEC1_SSR3/DP1_TX2	TYPEC1_SSR3	DP1_TX2	DP1_TX2	TYPEC1_SSR3P/DP1_TX2P	DP1_TX2P	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2	DP1_TX2
	TYPEC1_SSR4/DP1_TX3	TYPEC1_SSR4	DP1_TX3	DP1_TX3	TYPEC1_SSR4P/DP1_TX3P	DP1_TX3P	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3	DP1_TX3
USB30 HOST2	TYPEC2_SSR1/DP2_TX0	TYPEC2_SSR1	DP2_TX0	DP2_TX0	TYPEC2_SSR1P/DP2_TX0P	DP2_TX0P	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0
	TYPEC2_SSR2/DP2_TX1	TYPEC2_SSR2	DP2_TX1	DP2_TX1	TYPEC2_SSR2P/DP2_TX1P	DP2_TX1P	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1
	TYPEC2_SSR3/DP2_TX2	TYPEC2_SSR3	DP2_TX2	DP2_TX2	TYPEC2_SSR3P/DP2_TX2P	DP2_TX2P	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2
	TYPEC2_SSR4/DP2_TX3	TYPEC2_SSR4	DP2_TX3	DP2_TX3	TYPEC2_SSR4P/DP2_TX3P	DP2_TX3P	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3
USB20 HOST2	TYPEC2_SSR1/DP2_TX0	TYPEC2_SSR1	DP2_TX0	DP2_TX0	TYPEC2_SSR1P/DP2_TX0P	DP2_TX0P	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0	DP2_TX0
	TYPEC2_SSR2/DP2_TX1	TYPEC2_SSR2	DP2_TX1	DP2_TX1	TYPEC2_SSR2P/DP2_TX1P	DP2_TX1P	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1	DP2_TX1
	TYPEC2_SSR3/DP2_TX2	TYPEC2_SSR3	DP2_TX2	DP2_TX2	TYPEC2_SSR3P/DP2_TX2P	DP2_TX2P	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2	DP2_TX2
	TYPEC2_SSR4/DP2_TX3	TYPEC2_SSR4	DP2_TX3	DP2_TX3	TYPEC2_SSR4P/DP2_TX3P	DP2_TX3P	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3	DP2_TX3
USB30 HOST1	TYPEC3_SSR1/DP3_TX0	TYPEC3_SSR1	DP3_TX0	DP3_TX0	TYPEC3_SSR1P/DP3_TX0P	DP3_TX0P	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0
	TYPEC3_SSR2/DP3_TX1	TYPEC3_SSR2	DP3_TX1	DP3_TX1	TYPEC3_SSR2P/DP3_TX1P	DP3_TX1P	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1
	TYPEC3_SSR3/DP3_TX2	TYPEC3_SSR3	DP3_TX2	DP3_TX2	TYPEC3_SSR3P/DP3_TX2P	DP3_TX2P	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2
	TYPEC3_SSR4/DP3_TX3	TYPEC3_SSR4	DP3_TX3	DP3_TX3	TYPEC3_SSR4P/DP3_TX3P	DP3_TX3P	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3
USB20 HOST1	TYPEC3_SSR1/DP3_TX0	TYPEC3_SSR1	DP3_TX0	DP3_TX0	TYPEC3_SSR1P/DP3_TX0P	DP3_TX0P	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0	DP3_TX0
	TYPEC3_SSR2/DP3_TX1	TYPEC3_SSR2	DP3_TX1	DP3_TX1	TYPEC3_SSR2P/DP3_TX1P	DP3_TX1P	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1	DP3_TX1
	TYPEC3_SSR3/DP3_TX2	TYPEC3_SSR3	DP3_TX2	DP3_TX2	TYPEC3_SSR3P/DP3_TX2P	DP3_TX2P	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2	DP3_TX2
	TYPEC3_SSR4/DP3_TX3	TYPEC3_SSR4	DP3_TX3	DP3_TX3	TYPEC3_SSR4P/DP3_TX3P	DP3_TX3P	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3	DP3_TX3

Note:  
0: Lane swap enable  
1: Lane0/1/2/3 TxData mapping to Lane0/1/2/3 TXDP/N  
1: Lane0/1/2/3 TxData mapping to Lane2/3/0/1 TXDP/N


## Config0: TypeC0 (With DP function)




## Config3: (Default) USB3.0 OTG0 + DP0 2Lane(Swap ON)




## Config1: USB2.0 OTG0 + DP0 4Lane(Swap OFF)



## Config4: USB3.0 OTG0 + DP0 2Lane(Swap OFF)




## Config2: USB2.0 OTG0 + DP0 4Lane(Swap ON)



Rockchip Confidential

PCIe/SATA Connector Diagram



PCIe Controller Configure Table

Controller Name	Data & Clk Lane Configure			Control GPIO
	OPTION	CLK LANE	DATA LANE	
PCIe30X4 RC & EP	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0	PCIe30X4_CLKREQ_M* PCIe30X4_WAKEN_M* PCIe30X4_PERSTN_M* PCIe30X4_BUTTON_RSTN
	OPTION2	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	
	OPTION3	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT0_TX0 PCIe30_PORT0_RX0 PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X2 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0	PCIe30X2_CLKREQ_M* PCIe30X2_WAKEN_M* PCIe30X2_PERSTN_M* PCIe30X2_BUTTON_RSTN
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX0 PCIe30_PORT1_RX0 PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	
PCIe30X1_0 RC	OPTION1	PCIe30_PORT0_REF_CLKP PCIe30_PORT0_REF_CLKN	PCIe30_PORT0_TX1 PCIe30_PORT0_RX1	PCIe30X1_0_CLKREQ_M* PCIe30X1_0_WAKEN_M* PCIe30X1_0_PERSTN_M* PCIe30X1_0_BUTTON_RSTN
PCIe30X1_1 RC	OPTION1	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX1 PCIe30_PORT1_RX1	PCIe30X1_1_CLKREQ_M* PCIe30X1_1_WAKEN_M* PCIe30X1_1_PERSTN_M* PCIe30X1_1_BUTTON_RSTN
	OPTION2	PCIe30_PORT1_REF_CLKP PCIe30_PORT1_REF_CLKN	PCIe30_PORT1_TX1 PCIe30_PORT1_RX1 PCIe30_PORT2_TXP PCIe30_PORT2_RXP	
PCIe20X1_2 RC	OPTION1	PCIe20_0_REF_CLKP PCIe20_0_REF_CLKN	PCIe20_0_TXP PCIe20_0_RXN PCIe20_0_TXN PCIe20_0_RXN	PCIe20X1_2_CLKREQ_M* PCIe20X1_2_WAKEN_M* PCIe20X1_2_PERSTN_M* PCIe20X1_2_BUTTON_RSTN


Note: PCIe30\_PORT\*\_REF\_CLKP/N is input gpio  
PCIe20\_\*\_REFCLKP/N is output or input gpio

Note: M\*=Mean to M0 or M1, It's the same source, Just multiplex to M0 or M1. So, Only use one at the same time.


PCIe/SATA Function Combination

Function Combination				
Function Item	PCIEX4	PCIEX2	PCIEX1	SATA
Option1	1(DM)	0	3(RC)	0
Option2	1(DM)	0	2(RC)	1
Option3	1(DM)	0	1(RC)	2
Option4	1(DM)	0	0	3
Option5	0	1(DM)+1(RC)	3(RC)	0
Option6	0	1(DM)+1(RC)	2(RC)	1
Option7	0	1(DM)+1(RC)	1(RC)	2
Option8	0	1(DM)+1(RC)	0	3
Option9	0	1(DM)	4(RC)	1
Option10	0	1(DM)	3(RC)	2
Option11	0	1(DM)	2(RC)	3
Option12	0	0	1(DM)+4(RC)	2
Option13	0	0	1(DM)+3(RC)	3

PCIe3.0 REFCLK




PCIe2.0 REFCLK






RK3588\_V(POWER)



**Note:**  
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package



Rockchip Confidential

Rockchip  
Rockchip Electronics Co., Ltd

Project: RK3588\_AIoT\_SCH

File: 10\_RK3588\_Power/GND

Date: Wednesday, October 12, 2022

Designed by: RZF

Reviewed by: RZF

Sheet: 10 of 99

RK3588\_E (OSC/PLL/PMUIO1/2)

**Note:**  
Adjusted the load capacitance according to the crystal specification

The CL is the load capacitance of the crystal that is recommended by the crystal vendors to obtain target clock frequency.

$CL = \{CL1 * CL2 / (CL1 + CL2)\} + PCB \text{ strays}$   
Total CL<=12pF




**Note:**  
The Caps between green line and U1000 should be placed under the U1000 package. Other caps should be placed close to the U1000 package

RK3588\_F (PMUIO2)

10000F

PMUIO2 Domain																				
Operating Voltage=1.8V/3.3V																				
/	UART2_TX_M0	/	/	/	I2S1_MCLK_M1	/	PCIE30X1_1_CLKREQN_M0	/	/	I2C1_SCL_M0	/	JTAG_TCK_M2	/	GPIO0_B5_d						
/	UART2_RX_M0	/	/	/	I2S1_SCLK_M1	/	PCIE30X1_1_WAKEN_M0	/	/	I2C1_SDA_M0	/	JTAG_TMS_M2	/	GPIO0_B6_d						
/	/	/	CAN0_TX_M0	/	/	I2S1_LRCK_M1	/	PCIE30X1_1_PERSTN_M0	/	SPI0_CS1_M0	/	I2C2_SCL_M0	/	PWM0_M0	GPIO0_B7_d					
/	/	/	CAN0_RX_M0	/	PDM0_CLK0_M1	/	/	PCIE30X1_0_CLKREQN_M0	/	SPI0_MOSI_M0	/	I2C2_SDA_M0	/	PWM1_M0	GPIO0_C0_d					
/	/	/	/	/	/	/	/	/	/	/	/	/	/	PMIC_SLEEP3	GPIO0_C1_d					
/	/	/	/	/	/	/	/	/	/	/	/	/	/	PMIC_SLEEP4	GPIO0_C2_d					
/	/	/	/	/	/	/	/	/	/	/	/	/	/	PMIC_SLEEP5	GPIO0_C3_d					
/	UART0_RX_M0	/	DP0_HPDIN_M1	/	PDM0_CLK1_M1	/	/	PCIE30X1_0_WAKEN_M0	/	/	/	I2C4_SDA_M2	/	PWM2_M0	GPIO0_C4_d					
PWM4_M0	/	UART0_TX_M0	/	DP1_HPDIN_M1	/	I2S1_SDIO_M1	/	PCIE30X1_0_PERSTN_M0	/	/	/	I2C4_SCL_M2	/	GPU_AVS	GPIO0_C5_u					
PWM5_M1	/	UART0_RTSN	/	SATA_CP_POD	/	/	I2S1_SD11_M1	/	PCIE30X4_CLKREQN_M0	/	SPI0_CLK_M0	/	/	NPU_AVS	GPIO0_C6_u					
/	UART1_RTSN_M2	/	/	/	PDM0_SDIO_M1	/	I2S1_SD12_M1	/	PCIE30X4_WAKEN_M0	/	SPI0_MISO_M0	/	I2C6_SDA_M0	/	PWM6_M0	GPIO0_C7_d				
/	UART1_CTSN_M2	/	/	/	PDM0_SD11_M1	/	I2S1_SD13_M1	/	PCIE30X4_PERSTN_M0	/	SPI3_MISO_M2	/	I2C6_SCL_M0	/	PWM7_IR_M0	GPIO0_D0_d				
HDMI_TX0_CEC_M1	/	UART1_TX_M2	/	UART0_CTSN	/	HDMI_RX_SDA_M0	/	I2S1_SDO0_M1	/	PCIE30X2_CLKREQN_M0	/	SPI0_CS0_M0	/	I2C0_SCL_M2	/	CPU_BIG0_AVS	GPIO0_D1_u			
HDMI_TX1_CEC_M1	/	UART1_RX_M2	/	/	/	HDMI_RX_SCL_M0	/	I2S1_SDO1_M1	/	PCIE30X2_WAKEN_M0	/	SPI3_MOSI_M2	/	I2C0_SDA_M2	/	/	GPIO0_D2_u			
/	/	/	/	/	/	/	/	/	/	/	SPI3_CLK_M2	/	/	LITCPU_AVS	GPIO0_D3_u					
HDMI_TX0_SDA_M1	/	SATA_CPDET	/	CAN2_RX_M1	/	PDM0_SD12_M1	/	I2S1_SDO2_M1	/	PCIE30X2_PERSTN_M0	/	SPI3_CS0_M2	/	I2C1_SCL_M2	/	PWM3_IR_M0	GPIO0_D4_u			
HDMI_TX0_SCL_M1	/	SATA_WP_SWITCH	/	CAN2_TX_M1	/	/	/	I2S1_SDO3_M1	/	/	/	SPI3_CS1_M2	/	I2C1_SDA_M2	/	CPU_BIG1_AVS	GPIO0_D5_u			
/	/	/	/	/	/	/	/	/	/	/	/	/	/	/	PMIC_SLEEP6	GPIO0_D6_d				
PDM0_SD13_M1													/	/	/	/	/	/	PMIC_SLEEP6	GPIO0_D6_d
PMUIO2_1V8																				


PMUIO2







# RK3588\_C (EMMCIO Domain)

U1000C




RK3588




# RK3588\_D (VCCIO2 Domain)

U1000D



RK3588




**Rockchip Confidential**

Rockchip Electronics Co., Ltd			
Project:	RK3588_AIOT_SCH		
File:	13.RK3588_Flash/SD Controller		
Date:	Wednesday, October 12, 2022	Rev:	V1.3
Designed by:	RZF	Reviewed by:	
		Sheet:	13 of 99

# RK3588\_M(TYPEC/DP)

U1000M




RK3588

## USB30/DP1.4 Alt Mode Configuration

Option1	DP x4Lane	DP_TX_Lane0-3
Option2	USB30 x4Lane	TYPEC_SSTX1P/1N&TYPEC_SSRX1P/1N or TYPEC_SSTX2P/2N&TYPEC_SSRX2P/2N
Option3	USB30X2Lane+DPX2Lane	USB30: Lane0 Lane1 DP: Lane2 Lane3
Option4	USB30X2Lane+DPX2Lane	USB30: Lane2 Lane3 DP: Lane0 Lane1

# RK3588\_L(USB2.0 HOST/OTG)

U1000L



RK3588

## Note:

### TYPEC0\_USB20\_OTG:

DP/DM:Must used for download  
ID:According to demand,if not used,Leave floating  
VBUSDET:Must provide  
REXT:200ohm 1% resistor must be connected externally  
Power: Must supply power

### TYPEC1\_USB20\_OTG:

If not used:  
DP/DM:Leave floating  
ID:Leave floating  
VBUSDET:Leave floating  
REXT:Leave floating  
Power:Leave floating

### USB20\_HOST0/USB20\_HOST1:

If not used:  
DP/DM:Leave floating  
REXT:Leave floating  
Power:Leave floating

## Note:

The USB20\_VBUSDET pin internal has a pull-down resistance(40K ohm) to ground,The resistance creates a voltage with the external series 30K ohm resistor.The VBUSDETpin voltage range <=3.3V.


**Rockchip Confidential**

Rockchip Electronics Co., Ltd			
Project:	RK3588_AIOT_SCH		
File:	14.RK3588_USB30/USB20_Ctrl		
Date:	Wednesday, October 12, 2022	Rev:	V1.3
Designed by:	RZF	Reviewed by:	
Sheet:	14 of 90		





# RK3588\_G (VCCIO1 Domain)

U1000G




RK3588




# RK3588\_H (VCCIO3 Domain)

U1000H




RK3588



# RK3588\_U (SARADC/OTP)

U1000U



RK3588

## BOOT MODE CONFIG

TABLE 1

Item	Rup	Rdown	ADC	VOL	BOOT MODE
LEVEL1	DNP	100K	0	0V	USB (Maskrom mode)
LEVEL2	100K	20K	682	0.3V	SD Card-USB
LEVEL3	100K	51K	1365	0.6V	EMMC-USB
LEVEL4	100K	100K	2047	0.9V	FSPI M0-USB
LEVEL5	100K	200K	2730	1.2V	FSPI M1-USB
LEVEL6	100K	499K	3412	1.5V	FSPI M2-USB
LEVEL7	100K	DNP	4095	1.8V	FSPI M2-FSPI M1-FSPI M0-EMMC-SD Card-USB

## BOARD ID CONFIG

TABLE 2

Item	Rup	Rdown	ADC	VOL	VERSION
LEVEL1	DNP	100K	0	0V	V1.0
LEVEL2	100K	20K	682	0.3V	V2.0
LEVEL3	100K	51K	1365	0.6V	V3.0
LEVEL4	100K	100K	2047	0.9V	V4.0
LEVEL5	100K	200K	2730	1.2V	V5.0
LEVEL6	100K	499K	3412	1.5V	V6.0
LEVEL7	100K	DNP	4095	1.8V	V7.0

**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

Project: RK3588\_AIOT\_SCH



File: 15.RK3588\_SARADC/1.8V Only GPIO

Date: Friday, October 21, 2022 Rev: V1.3



Designed by: RZF Reviewed by: Sheet: 15 of 90



RK3588\_Q/R(MIPI\_D/C\_PHY0/1)



RK3588\_P(MIPI\_DPHY\_CSI\_RX\_PHY)




# RK3588 T (HDMI20 RX)


The HDMI2.1 trace length is less than 100mm.  
The HDMI2.1 differential trace impedance is 100 OHM.

Date:	Wednesday, October 12, 2022			Rev:	V1.3
Designed by:	RZF	Reviewed by:		Sheet:	17 of 99

RK3588\_N (PCIE20)



RK3588\_O (PCIE30)




## RK3588\_J (VCCIO5 Domain)

U1000J

## VCCIO5 Domain

Operating Voltage=1.8V/3.3V




## RK3588\_K (VCCIO6 Domain)

U1000K

## VCCIO6 Domain

Operating Voltage=1.8V/3.3V




## RK3588\_I (VCCIO4 Domain)

U1000I

## VCCIO4 Domain

Operating Voltage=1.8V/3.3V



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK3588\_AIoT\_SCH

File: 18\_RK3588\_1.8V\_3.3V GPIO

Date: Wednesday, October 12, 2022


Designed by: RZF

Reviewed by: RZF


Rev: V1.3

Sheet: 19 of 99

# 12V DCIN



# VCC4V0\_SYS




**Rockchip Confidential**

<b>Rockchip</b> Rockchip Electronics Co., Ltd			
Project:	RK3588_AIOT_SCH		
File:	20.Power_DC IN/VCC4V0_SYS		
Date:	Wednesday, October 12, 2022	Rev:	V1.3
Designed by:	RZF	Reviewed by:	Default
Sheet:	20	of	99

# VCC5V0\_SYS


## OPTION1:Output Support 5V/8A



**Note:**  
DCDC power supply is recommended if the current exceeds 3A


# VCC5V0\_SYS

## OPTION2:Output Support 5V/3A




**Note:**  
DCDC power supply is recommended if the current below 3A

**Rockchip Confidential**


 Rockchip Electronics Co., Ltd.				
Project:		RK3588_AIOT_SCH		
File:		21.Power_Ext VCC_5V0		
Date:		Wednesday, October 12, 2022		Rev: V1.3
Designed by: RZF		Reviewed by: <Checker>		Sheet: 21 of 99



PMIC RK806-1 BUCK




PMIC RK806-1 Managerment




PMIC RK806-1 LDO




## VDD\_CPU\_BIG0






## VDD\_CPU\_BIG1



## VDD\_NPU



## VCC\_1V1\_NLDO\_S3




**Rockchip Confidential**


**Rockchip** Rockchip Electronics Co., Ltd

Project:	RK3588_AIOT_SCH		
File:	23.Power_Ext Discrete		
Date:	Wednesday, October 12, 2022	Rev:	V1.3
Designed by:	RZF	Reviewed by:	Default
Sheet:	23 of 99		


## RTC IC




## FAN\_POWER



## SATA POWER





**Rockchip Confidential**





Rockchip Electronics Co., Ltd

<b>Project:</b>	<b>RK3588_AIOT_SCH</b>		
<b>File:</b>	<b>24.RTC/FAN/SATA POWER</b>		
<b>Date:</b>	<b>Wednesday, October 12, 2022</b>	<b>Rev:</b>	<b>V1.3</b>
<b>Designed by:</b>	<b>RZF</b>	<b>Reviewed by:</b>	<b>Sheet: 24 of 99</b>

# USB2.0 HOST PORT









# USB3.0 HOST PORT




Rockchip Confidential

Rockchip Electronics Co., Ltd			
Project:	RK3588_AIOT_SCH		
File:	25.USB20/USB30 Port		
Date:	Wednesday, October 12, 2022	Rev:	V1.3
Designed by:	RZF	Reviewed by:	
Sheet:	25 of 90		

Type-C PORT




Rockchip Confidential





Rockchip Electronics Co., Ltd

Project:	RK3588_AIOT_SCH		
File:	26.Type-C Port		
Date:	Wednesday, October 12, 2022		Rev: V1.3
Designed by:	RZF	Reviewed by:	
		Sheet:	26 of 99


# USB2.0 Micro Port



# USB Detection





**Rockchip Confidential**

 Rockchip Electronics Co., Ltd			
Project:	RK3588_AIOT_SCH		
File:	27.USB2.0 Micro Port(option)		
Date:	Wednesday, October 12, 2022		Rev: V1.3
Designed by:	RZF	Reviewed by:	Sheet: 27 of 99





LPDDR4/4X



**Rockchip Confidential**


**Rockchip** Rockchip Electronics Co., Ltd

Project: RK3588\_AIoT\_SCH


File: 38.DRAM-LPDDR4X\_200P\_2X32bit

Date: Wednesday, October 12, 2022 Rev: V1.3

Designed by: RZF Reviewed by: Sheet: 38 of 98



# eMMC FLASH




## Note:

This cap should be placed close to the Pin M6 (<400mil)

EMMC\_B153\_2L  
BGA153\_13RX11R5X0R9\_2L

**Rockchip Confidential**





Rockchip Electronics Co., Ltd

Project:	RK3588_AIOT_SCH		
File:	40.Flash-eMMC Flash		
Date:	Wednesday, October 12, 2022	Rev:	V1.3
Designed by:	RZF	Reviewed by:	
		Sheet:	40 of 99

# TF CARD

>>SDMMC0\_D0  
 >>SDMMC0\_D1  
 >>SDMMC0\_D2  
 >>SDMMC0\_D3  
 >>SDMMC0\_CMD  
 >>SD\_CLK  
 >>SDMMC\_DET\_L  
 >>SDMMC\_PWREN




Close to MicroSD Card

MicroSD Card


SDMMC\_DET\_L 1 2 R4203 100K 5% R0402 VCC\_1V8\_S3

## Note:



SDMMC\_DET\_L:  
 SDCARD PLUG: Must be pull-down to GND  
 SDCARD UNPLUG: Must be pull-up to 1.8V.



Rockchip Confidential

 Rockchip Electronics Co., Ltd			
Project:	RK3588_AIOT_SCH		
File:	42.Flash-TF Card		
Date:	Wednesday, October 12, 2022		Rev: V1.3
Designed by:	RZF	Reviewed by:	Sheet: 42 of 99

Rockchip Confidential







When using SPI FLASH with only 1 bit, it needs to be stuffed.

**Rockchip** Rockchip Electronics Co., Ltd




<b>Project:</b>	<b>RK3588_AIOT_SCH</b>		
<b>File:</b>	<b>43.Flash-SPI FLASH(option)</b>		
<b>Date:</b>	Wednesday, October 12, 2022	<b>Rev:</b>	V1.3
<b>Designed by:</b>	RZF	<b>Reviewed by:</b>	Sheet: 43 of 99



VI-Camera D/CPHY0\_RX









## VI-Camera D/CPHY1\_RX




MIPI-DPHY0\_RX








- << MIPI\_CSIO\_RX\_D0P
- << MIPI\_CSIO\_RX\_D0N
- << MIPI\_CSIO\_RX\_D1P
- << MIPI\_CSIO\_RX\_D1N
- << MIPI\_CSIO\_RX\_D2P
- << MIPI\_CSIO\_RX\_D2N
- << MIPI\_CSIO\_RX\_D3P
- << MIPI\_CSIO\_RX\_D3N
- << MIPI\_CSIO\_RX\_CLK0P
- << MIPI\_CSIO\_RX\_CLK0N
- << MIPI\_CAM3\_CLKOUT
- << MIPI\_CAM3\_PDN\_L
- << MIPI\_CAM3\_RST\_L
- << MIPI\_CAM3\_PWREN\_H
- << I2C3\_SCL\_M0\_MIPI
- << I2C3\_SDA\_M0\_MIPI
- << MIPI\_CAM3/4\_RESET\_L
- << PWM15\_M2
- << VSYNC\_SLAVE




**Note:**  
Adjust the power on sequence according to the camera model  
eg:GC8034  
Power on Sequence  
1.8V-->1.2V-->2.8V-->MCLK-->PWDN-->RST



# MIPI-DPHY1\_RX




**Note:**  
Adjust the power on sequence according to the camera model  
eg:GC8034  
Power on Sequence  
1.8V-->1.2V-->2.8V--->MCLK-->PWDN--->RST






# HDMI2.0 RX (OPTION1)

## Note:


(This HDMI2.0 RX interface has low probability anomalies, such as splash screen and restart in scenarios such as frequent plug and pull, high and low resolution switching, etc. The probability is between 0.1% and 1%. We are still trying to debug and solve these problems. If the user will frequently use various peripherals to insert this HDMI2.0 RX interface, it is recommended to use external bridges connecting chips to improve compatibility to avoid affecting product production.)



## HDMI RX DDC



**Rockchip Confidential**




Rockchip Electronics Co., Ltd


Project:	RK3588_AIOT_SCH				
File:	49.VI-HDMI2.0 RX				
Date:	Friday, October 21, 2022			Rev:	V1.3
Designed by:	RZF	Reviewed by:		Sheet:	49 of 99

HPD:  
Sink Side: Require output, Min 2.4V; Max 5.3V  
Source Side: Require input and Detection.  
Min 2.0V, Max: 5.3V


## HDMI TX0





## HDMI TX eARC




## HDMI TX DDC




## HDMI TX CEC




## HDMI TX1





## HDMI TX eARC



## HDMI TX DDC



## HDMI TX CEC




**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd.

<b>Project:</b>	RK3588_AIOT_SCH		
<b>File:</b>	50.VO-HDMI2.1 TX		
<b>Date:</b>	Wednesday, October 12, 2022		<b>Rev:</b> V1.3
<b>Designed by:</b>	RZF	<b>Reviewed by:</b>	Sheet: 50 of 50




# HDMI2.0 RX (OPTION2)








## Note:

HDMIRX\_DET LT6911UXC is also can be connected To SOC for HDMI insertion detection.



## Single-MIPI0 LCM




**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd


<b>Project:</b>	RK3588_AIOT_SCH		
<b>File:</b>	52.VO-LCM_Signal_MIPi_D/CPHY_TX		
<b>Date:</b>	Wednesday, October 12, 2022		Rev: V1.3
<b>Designed by:</b>	RZF	<b>Reviewed by:</b>	Default
		<b>Sheet:</b>	52 of 99

Dual-MIPI LCM

- >>MIPI\_DPHY0\_TX\_CLKP
- >>MIPI\_DPHY0\_TX\_CLKN
- >>MIPI\_DPHY0\_TX\_D0P
- >>MIPI\_DPHY0\_TX\_D0N
- >>MIPI\_DPHY0\_TX\_D1P
- >>MIPI\_DPHY0\_TX\_D1N
- >>MIPI\_DPHY0\_TX\_D2P
- >>MIPI\_DPHY0\_TX\_D2N
- >>MIPI\_DPHY1\_TX\_CLKP
- >>MIPI\_DPHY1\_TX\_CLKN
- >>MIPI\_DPHY1\_TX\_D0P
- >>MIPI\_DPHY1\_TX\_D0N
- >>MIPI\_DPHY1\_TX\_D1P
- >>MIPI\_DPHY1\_TX\_D1N
- >>MIPI\_DPHY1\_TX\_D2P
- >>MIPI\_DPHY1\_TX\_D2N
- >>MIPI\_DPHY1\_TX\_D3P
- >>MIPI\_DPHY1\_TX\_D3N
- >>LCD\_BL\_PWM1
- >>LCD\_PWREN\_H
- >>LCD\_BL\_EN\_H




**Note:**  
Power on Sequence  
1.8V-->3.3V



LCD\_CON : Dual MIPI


Rockchip Confidential

 Rockchip Electronics Co., Ltd

Project:	RK3588_AIOT_SCH				
File:	53.VO-LCM_Dual MIPI_D/CPHY TX				
Date:	Wednesday, October 12, 2022			Rev:	V1.3
Designed by:	RZF	Reviewed by:	Default	Sheet:	53 of 99

Rockchip Confidential

eDP LCD



**Note:**  
The pull-up/down resistor of AUX is not need above edp V1.2

**Rockchip Confidential**

Rockchip Electronics Co., Ltd


Project:	RK3588_AIOT_SCH		
File:	56.VO-LCM_eDP		
Date:	Wednesday, October 12, 2022	Rev:	V1.3
Designed by:	RZF	Reviewed by:	
Sheet:	56 of 99		

# DisplayPort TX

DP1\_AUXP  
DP1\_AUXN


DP1\_TX0P  
DP1\_TX0N  
DP1\_TX1P  
DP1\_TX1N  
DP1\_TX2P  
DP1\_TX2N  
DP1\_TX3P  
DP1\_TX3N

DP1\_HPDIN\_M0




## DP\_TX\_HPD

HPD Voltage:2.25-3.6V








**Rockchip Confidential**


 Rockchip Electronics Co., Ltd			
Project:	RK3588_AIOT_SCH		
File:	57.VO-DP		
Date:	Wednesday, October 12, 2022		Rev: V1.3
Designed by:	RZF	Reviewed by:	Sheet: 57 of 99

**Rockchip Confidential**

## VGA OUTPUT





**Rockchip Confidential**

 <b>Rockchip Electronics Co., Ltd</b>			
<b>Project:</b>	<b>RK3588_AIOT_SCH</b>		
<b>File:</b>	<b>58.VO-VGA Output</b>		
<b>Date:</b>	<b>Wednesday, October 12, 2022</b>		<b>Rev: V1.3</b>
<b>Designed by:</b>	<b>RZF</b>	<b>Reviewed by:</b>	<b>Default Sheet 58 of 99</b>



# Touch Panel connector



Rockchip Confidential

Rockchip Electronics Co., Ltd

Project: RK3588\_AIOT\_SCH

File: 59.TP Connector\_COF

Date: Wednesday, October 12, 2022 Rev: V1.3

Designed by: RZF Reviewed by: Default Sheet: 59 of 99


Rockchip Confidential

# WIFI (802.11 a/b/g/n/ac 2x2 MIMO)

UART9\_TX\_M0\_BT  
UART9\_RX\_M0\_BT  
UART9\_RTsn\_M0\_BT  
UART9\_CTSn\_M0\_BT

WIFI\_REG\_ON\_H  
BT\_REG\_ON\_H  
BT\_WAKE\_HOST\_H  
HOST\_WAKE\_BT\_H  
WIFI\_WAKE\_HOST\_H

**Note:**  
Adjusted the load capacitance  
according to the crystal specification.



VBAT: (3.0-4.8V) / 1.2A  
VDDIO: (1.7-3.6V) / 300mA.

**Rockchip Confidential**

<b>Rockchip</b> Rockchip Electronics Co., Ltd	
Project:	RK3588_AIOT_SCH
File:	62.WIFI/BT-SDIO_2T2R
Date:	Wednesday, October 12, 2022
Rev:	V1.3
Designed by:	RZF
Reviewed by:	
Sheet:	62 of 99

```


———>>>PCIE20_1_REFCLKP
———>>>PCIE20_1_REFCLKN

———>>>PCIE20_1_TXP/SATA30_1_TXP
———>>>PCIE20_1_TXN/SATA30_1_TXN









———>>>PCIE20_1_RXP/SATA30_1_RXP
———>>>PCIE20_1_RXN/SATA30_1_RXN

———<<<PCIEx1_0_CLKREQn_M2_L
———<<<PCIEx1_0_WAKEn_M2_L
———<<<PCIEx1_0_PERSTn_M2_L


```






NOTE:  
Adjust the load capacitor  
according to the crystal spec.





32.768KHZ:  
+/-25ppm/30-70%/1.8V







## 50 Ohm RF trace



This standalone BT-ANT is reserved for AP6275PR3. Leave PIN48 float for AP6275P, of which BT-ANT is mux with WIFI.



VBAT: (3.1-3.8V) / 1.2A  
VDDIO: (1.68-1.98V) / 300mA.



**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

<b>Project:</b>	<b>RK3588_AIOT_SCH</b>				
<b>File:</b>	<b>63.WIFI/BT-PCle_2T2R(option2)</b>				
<b>Date:</b>	Wednesday, October 12, 2022			<b>Rev:</b>	V1.3
<b>Designed by:</b>	RZF	<b>Reviewed by:</b>		<b>Sheet:</b>	63 of 99












I2C7\_SDA\_M0\_CODECC  
 I2C7\_SCL\_M0\_CODECC  
 I2S0\_MCLK  
 I2S0\_SCLCK  
 I2S0\_LRCK  
 I2S0\_SDO0  
 I2S0\_SDI0  
 SARADC\_VIN3\_HP\_HO  
 HP\_DET\_L  
 HPO\_R  
 HPO\_L





## CTIA (L, R, G, M)



**Rockchip** Rockchip Electronics Co., Ltd

<b>Project:</b>	<b>RK3588_AIOT_SCH</b>				
<b>File:</b>	<b>Audio Codec-ALC5651</b>				
<b>Date:</b>	Wednesday, October 12, 2022			<b>Rev:</b>	V1.3
<b>Designed by:</b>	RZF	<b>Reviewed by:</b>		<b>Sheet</b>	70 of 99

>>> I2S0\_MCLK  
 >>> I2S0\_SCLK  
 >>> I2S0\_LRCK  
 >>> I2S0\_SDIO  
 >>> I2S0\_SDO0  
 >>> SARADC\_VIN3\_HP\_HOOK  
 >>> HP\_DET\_L  
 <<< I2C7\_SDA\_M0\_CODECD  
 <<< I2C7\_SCL\_M0\_CODECD

[illegible]

Power Sequence:  
DBVDD-MICVDD  
DBVDD<150mA  
MICVDD<10mA

CPVREF:Headphone reference ground.

MC7T100  
MSM261D4030H1CPM  
W7MM7040DT1

VCCA1V8\_CODEC

DMIC\_SCL

DMIC\_DAT


C7118  
100nF  
X5R  
16V  
C0402

R7123  
100K  
5%  
R0402  
DNP


**Rockchip** Rockchip Electronics Co., Ltd

<b>Project:</b>	RK3588_AIOT_SCH				
<b>File:</b>	71.Audio Codec(option)				
<b>Date:</b>	Wednesday, October 12, 2022			<b>Rev:</b>	V1.3
<b>Designed by:</b>	RZF	<b>Reviewed by:</b>	Default	<b>Sheet:</b>	71 of 99

**SPK PA (Default) )**



**SPK PA (OPTION)**



**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd.


Project:	RK3588 AIOT SCH
----------	-----------------

File:	Audio Codec-AI C5651
-------	----------------------


Date:	Wednesday, October 12, 2022	Rev:	V1.3
-------	-----------------------------	------	------

Designed by:	RZF	Reviewed by:	Sheet:	72 of 99
--------------	-----	--------------	--------	----------


Crystal Generator(OPTION0)



PCIe3.0 POWER



Crystal Generator(OPTION1)




CLKIN SELECT

CLKIN_SEL1	CLKIN_SEL0	CLK Buffer Type
0	0	CLKIN0
0	1	CLKIN1
1	0	CRYSTAL AC MODE
1	1	CRYSTAL DC MODE

CLKOUT TYPE SELECT

CLKOUT_TYPE1	CLKOUT_TYPE0	CLK Buffer Type
0	0	TYPECL
0	1	TYPEB
1	0	TYPEA
1	1	TYPED

Crystal Generator(OPTION2)





Spread Selection Table:

SS0	SS1	Spread(%)
0	0	Center +/- 0.25
1	0	-0.5
0	1	-0.75
1	1	No Spread



If board target trace impedance is 50ohm then R = 475ohm providing an IREF of 2.32 mA. The output current (IOH) is 6 \* IREF. VIH=6x2.32X50=696mV

Rockchip Confidential



# PCIe3.0 x 4 Slot




# PCIe3.0 x 4 Slot

[illegible]

SATA3.0



Rockchip Confidential





Rockchip Electronics Co., Ltd


Project:	RK3588_AIOT_SCH		
File:	82.SATA-SATA3.0 Slot_7P		
Date:	Wednesday, October 12, 2022	Rev:	V1.3
Designed by:	RZF	Reviewed by:	Default
		Sheet:	82 of 99



**SATA PM**




SATA PM0 Port0




NOTES: The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.

SATA PM0 Port1




NOTES: The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.

SATA PM0 Port2




NOTES: The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.

SATA PM0 Port3










NOTES: The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.

## SATA PM0 Port4




NOTES: The SATA differential trace impedance is 100 OHM.  
The SATA trace length is less than 5 inch.


### MiniPCie2.0 Slot\_Support 4G module



## MiniPCIE2.0 Slot Power



## Sim Card



**Rockchip Confidential**


**Rockchip** Rockchip Electronics Co., Ltd

<b>Project:</b>	<b>RK3588_AIOT_SCH</b>				
<b>File:</b>	<b>87.MiniPCIe2.0 Slot(option)</b>				
<b>Date:</b>	Wednesday, October 12, 2022			<b>Rev:</b>	V1.3
<b>Designed by:</b>	RZF	<b>Reviewed by:</b>	Default	<b>Sheet</b>	87 of 99

```

PCIE30_PORT0_REFCLKP_IN
PCIE30_PORT0_REFCLKN_IN
PCIE30_PORT0_TX0P
PCIE30_PORT0_TX0N
PCIE30_PORT0_TX1P
PCIE30_PORT0_TX1N
PCIE30_PORT0_RX0P
PCIE30_PORT0_RX0N
PCIE30_PORT0_RX1P
PCIE30_PORT0_RX1N
PCIE30X4_WAKEN_M1_L
PCIE30X4_PERSTN_M1_L
PCIE30X4_CLKREQN_M1_L
PCIE_PWREN_H


```



PCIE30 IO


TSB0P16 4K50X8510XR20

PCIE30 S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 S10 S11 S12 S13 S14 S15 S16 S17 S18 S19 S20 S21 S22 S23 S24 S25 S26 S27 S28 S29 S30 S31 S32 S33 S34 S35 S36 S37 S38 S39 S40 S41 S42 S43 S44 S45 S46 S47 S48 S49 S50 S51 S52 S53 S54 S55 S56 S57 S58 S59 S60 S61 S62 S63 S64 S65 S66 S67 S68 S69 S70 S71 S72 S73 S74 S75 S76 S77 S78 S79 S80 S81 S82 S83 S84 S85 S86 S87 S88 S89 S90 S91 S92 S93 S94 S95 S96 S97 S98 S99 S100 S101 S102 S103 S104 S105 S106 S107 S108 S109 S110 S111 S112 S113 S114 S115 S116 S117 S118 S119 S120 S121 S122 S123 S124 S125 S126 S127 S128 S129 S130 S131 S132 S133 S134 S135 S136 S137 S138 S139 S140 S141 S142 S143 S144 S145 S146 S147 S148 S149 S150 S151 S152 S153 S154 S155 S156 S157 S158 S159 S160 S161 S162 S163 S164 S165 S166 S167 S168 S169 S170 S171 S172 S173 S174 S175 S176 S177 S178 S179 S180 S181 S182 S183 S184 S185 S186 S187 S188 S189 S190 S191 S192 S193 S194 S195 S196 S197 S198 S199 S200 S201 S202 S203 S204 S205 S206 S207 S208 S209 S210 S211 S212 S213 S214 S215 S216 S217 S218 S219 S220 S221 S222 S223 S224 S225 S226 S227 S228 S229 S230 S231 S232 S233 S234 S235 S236 S237 S238 S239 S240 S241 S242 S243 S244 S245 S246 S247 S248 S249 S250 S251 S252 S253 S254 S255 S256 S257 S258 S259 S260 S261 S262 S263 S264 S265 S266 S267 S268 S269 S270 S271 S272 S273 S274 S275 S276 S277 S278 S279 S280 S281 S282 S283 S284 S285 S286 S287 S288 S289 S290 S291 S292 S293 S294 S295 S296 S297 S298 S299 S300 S301 S302 S303 S304 S305 S306 S307 S308 S309 S310 S311 S312 S313 S314 S315 S316 S317 S318 S319 S320 S321 S322 S323 S324 S325 S326 S327 S328 S329 S330 S331 S332 S333 S334 S335 S336 S337 S338 S339 S340 S341 S342 S343 S344 S345 S346 S347 S348 S349 S350 S351 S352 S353 S354 S355 S356 S357 S358 S359 S360 S361 S362 S363 S364 S365 S366 S367 S368 S369 S370 S371 S372 S373 S374 S375 S376 S377 S378 S379 S380 S381 S382 S383 S384 S385 S386 S387 S388 S389 S390 S391 S392 S393 S394 S395 S396 S397 S398 S399 S400 S401 S402 S403 S404 S405 S406 S407 S408 S409 S410 S411 S412 S413 S414 S415 S416 S417 S418 S419 S420 S421 S422 S423 S424 S425 S426 S427 S428 S429 S430 S431 S432 S433 S434 S435 S436 S437 S438 S439 S440 S441 S442 S443 S444 S445 S446 S447 S448 S449 S450 S451 S452 S453 S454 S455 S456 S457 S458 S459 S460 S461 S462 S463 S464 S465 S466 S467 S468 S469 S470 S471 S472 S473 S474 S475 S476 S477 S478 S479 S480 S481 S482 S483 S484 S485 S486 S487 S488 S489 S490 S491 S492 S493 S494 S495 S496 S497 S498 S499 S500 S501 S502 S503 S504 S505 S506 S507 S508 S509 S510 S511 S512 S513 S514 S515 S516 S517 S518 S519 S520 S521 S522 S523 S524 S525 S526 S527 S528 S529 S530 S531 S532 S533 S534 S535 S536 S537 S538 S539 S540 S541 S542 S543 S544 S545 S546 S547 S548 S549 S550 S551 S552 S553 S554 S555 S556 S557 S558 S559 S560 S561 S562 S563 S564 S565 S566 S567 S568 S569 S570 S571 S572 S573 S574 S575 S576 S577 S578 S579 S580 S581 S582 S583 S584 S585 S586 S587 S588 S589 S590 S591 S592 S593 S594 S595 S596 S597 S598 S599 S600 S601 S602 S603 S604 S605 S606 S607 S608 S609 S610 S611 S612 S613 S614 S615 S616 S617 S618 S619 S620 S621 S622 S623 S624 S625 S626 S627 S628 S629 S630 S631 S632 S633 S634 S635 S636 S637 S638 S639 S640 S641 S642 S643 S644 S645 S646 S647 S648 S649 S650 S651 S652 S653 S654 S655 S656 S657 S658 S659 S660 S661 S662 S663 S664 S665 S666 S667 S668 S669 S670 S671 S672 S673 S674 S675 S676 S677 S678 S679 S680 S681 S682 S683 S684 S685 S686 S687 S688 S689 S690 S691 S692 S693 S694 S695 S696 S697 S698 S699 S700 S701 S702 S703 S704 S705 S706 S707 S708 S709 S710 S711 S712 S713 S714 S715 S716 S717 S718 S719 S720 S721 S722 S723 S724 S725 S726 S727 S728 S729 S730 S731 S732 S733 S734 S735 S736 S737 S738 S739 S740 S741 S742 S743 S744 S745 S746 S747 S748 S749 S750 S751 S752 S753 S754 S755 S756 S757 S758 S759 S760 S761 S762 S763 S764 S765 S766 S767 S768 S769 S770 S771 S772 S773 S774 S775 S776 S777 S778 S779 S780 S781 S782 S783 S784 S785 S786 S787 S788 S789 S790 S791 S792 S793 S794 S795 S796 S797 S798 S799 S800 S801 S802 S803 S804 S805 S806 S807 S808 S809 S810 S811 S812 S813 S814 S815 S816 S817 S818 S819 S820 S821 S822 S823 S824 S825 S826 S827 S828 S829 S830 S831 S832 S833 S834 S835 S836 S837 S838 S839 S840 S841 S842 S843 S844 S845 S846 S847 S848 S849 S850 S851 S852 S853 S854 S855 S856 S857 S858 S859 S860 S861 S862 S863 S864 S865 S866 S867 S868 S869 S870 S871 S872 S873 S874 S875 S876 S877 S878 S879 S880 S881 S882 S883 S884 S885 S886 S887 S888 S889 S890 S891 S892 S893 S894 S895 S896 S897 S898 S899 S900 S901 S902 S903 S904 S905 S906 S907 S908 S909 S910 S911 S912 S913 S914 S915 S916 S917 S918 S919 S920 S921 S922 S923 S924 S925 S926 S927 S928 S929 S930 S931 S932 S933 S934 S935 S936 S937 S938 S939 S940 S941 S942 S943 S944 S945 S946 S947 S948 S949 S950 S951 S952 S953 S954 S955 S956 S957 S958 S959 S960 S961 S962 S963 S964 S965 S966 S967 S968 S969 S970 S971 S972 S973 S974 S975 S976 S977 S978 S979 S980 S981 S982 S983 S984 S985 S986 S987 S988 S989 S990 S991 S992 S993 S994 S995 S996 S997 S998 S999 S1000




Sensor


Ambient Light+Proximity Sensor



Gyroscope+G-sensor




Rockchip Confidential




Rockchip Electronics Co., Ltd

Project:	RK3588_AIOT_SCH		
File:	90.SENSOR		
Date:	Wednesday, October 12, 2022		Rev: V1.3
Designed by:	RZF	Reviewed by:	
Sheet:	90 of 99		

KEY



BOOT\_SARADC\_IN0



Note:

If BOOT\_SARADC\_IN0=0V after power-on reset, then system will enter into Maskrom mode.

Rockchip Confidential

Rockchip Electronics Co., Ltd


Project: RK3588\_AIOT\_SCH

File: 92.KEY Array

Date: Wednesday, October 12, 2022 Rev: V1.3

Designed by: RZF Reviewed by: Sheet: 92 of 99

# UART TO USB (DEBUG)



**Rockchip Confidential**

**Rockchip** Rockchip Electronics Co., Ltd

**Project:** RK3588\_AIOT\_SCH


**File:** 93.Debug UART

**Date:** Wednesday, October 12, 2022 **Rev:** V1.3


**Designed by:** RZF **Reviewed by:** **Sheet:** 93 of 99




Mark



HOLE




HEATSINK



FAN : 8CMX8CM

Rockchip Confidential

		Rockchip Electronics Co., Ltd	
Project:	RK3588_AIOT_SCH		
File:	99.Mark/Hole/Heatsink		
Date:	Wednesday, October 12, 2022		Rev: V1.3
Designed by:	RZF	Reviewed by:	Sheet: 99 of 99