Reference Schematics For RK3588

RK3588_AIOT_REF_SCH_V12

Main Functions Introduction

1) PMIC: 1xRK806-1+DiscretePower

2) RAM: 2xLPDDR4/4X_32bit or 2xLPDDR5_32bit

3) ROM: eMMC5.1(Default) or SPI Flash

4) Support: 1xSDMMC3.0 Card

5) Support: 1 x TYPEC3.0(With DP TX)+1 x USB3.0 HOST+ 1 x USB20 HOST or USB3.0/2.0 HUB

6) Support: 3 x SATA3.0 Connector (7pin) or SATA PM

7) Support: 1 x 4Lane PCIe3.0 Connector (Dual Mode)

8) Support: 2 x 4Lanes MIPI DPHY RX Camera 9) Support: 2 x 4Lanes MIPI D/CPHY RX Camera 10) Support: 1 x HDMI2.0 RX or HDMI IN to mipi

11) Support: 2 x HDMI2.1 TX or 2 x eDP1.3 TX

12) Support: 2 x 4Lanes MIPI D/CHY-TX
13) Support: 1xV/GA Connector(DR to V/GA

13) Support: 1xVGA Connector(DP to VGA)

14) Support: 1x4Lanes DP Port

15) Support: a/b/g/n/ac/ax 2T2R WIFI 6/5(PCIE/SDIO) +BT5.0

16) Support: 1x 10/100/1000 RJ45 Port(RGMII) 17) Support: 1x 10/100/1000 RJ45 Port(PCIE)

18) Support: 4G Module 19) Support: PCIE M.2

20) Support: 1xHeadphone+2xSPK+1xAnalog MIC

Rockchip Confidential

| | Rockchip Electronics Co., Ltd | | | | | | | |
|---|-------------------------------|-----------------|------------------|-------------|--------|---------|--|--|
| I | Project: | RK3588_AIOT_SCH | | | | | | |
| | File: | 00.Cover Page | | | | | | |
| I | Date: | Wednesday | , October 12, 20 | , 2022 Rev: | | V1.3 | | |
| | Designed by: | RZF | Reviewed by: | | Sheet: | 0 of 99 | | |

Table of Content

| Table of | Content |
|--------------------|--|
| Page 1 | 00.Cover Page |
| Page 2 | 01.Index and Notes |
| Page 3 | 02.Revision History |
| Page 4 | 03.Block Diagram |
| Page 5 | 04.Power Tree |
| Page 6 | 05.System Power Sequence |
| Page 7 | 07.USB Controller Configure Tab |
| Page 8 | 08.PCIE Fun Map |
| Page 9 | 10.RK3588_Power/GND |
| Page 10 | 11.RK3588_OSC/PLL/PMUIO |
| Page 11 | 12.RK3588 DDR Controler |
| Page 12 | 13.RK3588_Flash/SD Controller |
| Page 13 | 14.RK3588_USB30/USB20_Ctrl |
| Page 14 | 15.RK3588_SARADC/1.8V Only GPIO |
| Page 15 | 16.RK3588_MIPI Interface |
| Page 16 | 17.RK3588_HDMI/eDP Interface |
| Page 17 | 18.RK3588_PCIE30/PCIE20/SATA30 |
| Page 18 | 19.RK3588_1.8V/ 3.3V GPIO |
| Page 19 | 20.Power_DC IN/VCC4V0_SYS |
| Page 20 | 21.Power_Ext VCC_5V0 |
| Page 21 | 22.Power-PMIC_RK806-1 |
| Page 22 | 23.Power_Ext Discrete |
| Page 23 | 24.RTC/FAN/SATA POWER |
| Page 24 | 25.USB20/USB30 Port |
| Page 25 | 26.Type-C Port |
| Page 26 | 27.USB2.0 Micro Port(option) |
| Page 27 | 28.USB HUB GL85x (option) |
| Page 28 | 38.DRAM-LPDDR4X_200P_2X32bit |
| Page 29 | 39.DRAM-LPDDR5_315P_2X32bit |
| Page 30 | 40.Flash-eMMC Flash |
| Page 31 | 42.Flash-TF Card |
| Page 32 | 43.Flash-SPI FLASH(option) |
| Page 33 | 45.VI-Camera MIPI_D/CPHY0-RX 46.VI-Camera MIPI_D/CPHY1-RX |
| Page 34 Page 35 | 47.VI-Camera_MIPI_D/CFH11-KX 47.VI-Camera_MIPI_DPHY0-RX |
| Page 36 | 48.VI-Camera_MIPI_DPHY1-RX |
| Page 37 | 49.VI-HDMI2.0 RX |
| Page 38 | 50.VO-HDMI2.1 TX |
| Page 39 | 51.VI-HDMI IN To MIPI RX |
| Page 40 | 52.VO-LCM_Signel_MIPI_D/CPHY_TX |
| Page 41 | 53.VO-LCM_Dual MIPI_D/CPHY TX |
| Page 42 | 56.VO-LCM_eDP |
| Page 43 | 57.VO-DP |
| Page 44 | 58.VO-VGA Output |
| Page 45 | 59.TP Connector_COF |
| Page 46 | 62.WIFI/BT-SDIO_2T2R(option1) |
| Page 47 | 63.WIFI/BT-PCIe_2T2R(option2) |
| Page 48 | 65.Ethernet-RMII(option) |
| Page 49 | 67.Ethernet-GPHY_RGMII1 |
| Page 50 | 68.Ethernet-PCIE |
| Page 51 | 70.Audio Codec |
| Page 52 | 71.Audio Codec(option) |
| Page 53 | 72.SPK PA |

| 80.PCIE-PCIE3.0 CLK GENERATOR |
|-------------------------------|
| 81.PCIE-PCIE3.0 Slot |
| 82.SATA-SATA3.0 Slot_7P |
| 83.SATA-SATA PM(option) |
| 87.MiniPCIe2.0 Slot(option) |
| 89.PCIE-M.2(option) |
| 90.SENSOR |
| 92.KEY Array |
| 93.Debug UART |
| 99.Mark/Hole/Heatsink |
| |

Note

The power suffix S0 or S3 means:

S3: Keep power On during sleeping

S0:Power off during sleeping

Generate Bill of Materials

Header:

Item\tPart\tDescription\tPCB Footprint\tReference\tQuantity\tOption

Combined property string:

{Item}\t{Value}\t{Description}\t{PCB Footprint}\t{Reference}\t{Quantity}\t{Option}

Notes

- Component parameter description

 1. DNP stands for component not mounted temporarily

 2. If Value or option is DNP, which means the area is reserved without being mounted

Please use our recommended components to avoid too many changes. For more informations about the second source, please refer to our AVL.

Description

Note

Option

Rockchip Confidential

| Rac | Rockchip Electronics Co., Ltd | | | |
|----------|-------------------------------|--|--|--|
| Project: | RK3588_AIOT_SCH | | | |
| File: | 01.Index and Notes | | | |


Sheet:


Revision History

| Version | Date | Ву | Change Dsecription | Approved |
|---------|------------|------------|--|------------|
| V1.0 | 2021-12-28 | Felix.ruan | 1:Revision preliminary version | Chenw |
| V1.1 | 2022-02-15 | Felix.ruan | 1. 更改C5808-C5810,C5816的电容两边网络一致的问题。 2.C5205-C5208的耐压值改成25V; C5304—C5307的耐压值改成25V; C5614—C5617的耐压值改成25V。 3.C1600,C1608的电容改成1UF/4V。 4.PCIEx1_0_PERSTn_M1_L网络改成PCIEx1_0_PERSTn_M2_L; PCIEx1_0_CLKREQn_M1_L网络改成PCIEx1_0_CLKREQn_M2_L; PCIEx1_0_WAKEn_M1_L/GPIO1_B3网络改成PCIEx1_0_WAKEn_M2_L/GPIO1_B3。 5. 删除资留的电源。VCC_1V8_S3_PLDO6,"VCC1V8_PMU_DDR_S3"网络的电源直接接VCC_1V8_S3。6."VGA_HPDIN_L"(Pin AK27)与"SDMMC_PWREN"(Pin T28)的IO分配互换。7.为了减少待机功耗,PMUIO2的供电电源改成1.8V。8.L2300,L2301,L2203,L2205,L2207,L2303的电感0.22uH(TDK)改为0.24uH(Sunlord)L2201的电感0.22uH(TDK)改为0.22uH (Sunlord),封装IND_404020。9.R2001电阻封装改0805。10.C4900改为NC,R4911的47K改为2K,R4908的100K改为10K,R4909的100K改为10K。11.eARC的功能不支持,相关eARC的网络改成"HDMI0/1 TX SBDP/N" | Chenw ; |
| V1.2 | 2022-05-25 | Felix.ruan | 1. 增加AU5426/SI52144的PCIE时钟方案;时钟发生器的OE脚,增加PCIE30X4_CLKREQn*的控制,在待机时关掉,达到省电目的PAGE80 2. 更改PAGE04,PAGE10页电流实测数据 3. 更改RK3588的封装,增加MIPI D/C PHY的使用描述(此接口的MIPI_DPHY_RX不建义使用) 4. SPKPA型号TT8642改成TCS7191APAGE70&71 5. HDMI的eARC通道两个电容NC,暂不支持eARC功能PAGE50 6. 新增图纸中2A/3A BUCK的厂家型号 7. 增加AW88394的SPK PA参考电路 | Chenw |
| V1.3 | 2022-08-30 | Felix.ruan | 1.HDMI的下拉电阻从499ohm改成590ohm。PAGE50 2.删掉网络"PMIC_PWR_CTRL3"(Pin T32)。PAGE11& PAGE22 3.MP8759增加MODE SELECT控制。PAGE11&PAGE20 4.增加每个SATA只能扩展5个PORT标注。PAGE18 5.HDMI RX AVDD0V75和USB20_DVDD_0V75电压改成VDD_0V75_S0PAGE14&PAGE176.R8024,R8026,R8039电阻改为10K;R8007电阻改为300R。PAGE807.HDMI/EDP_TX_VDD_0V75电压网络改为"HDMI_VDDA0V85_S0",实际软件设置0.8375V。8.增加PCIE的标注。PAGE189.增加PAGE51.VI—HDMI IN TO MIPI RX10.RGMII的型号RTL82111改为RK631PAGE6711.增加HDMI RX的使用注意事项标注PAGE49 | Chenw |


Rockchip Confidential

| Rockchip Electronics Co., Ltd | | | | | | | | |
|-------------------------------|--------------|-----------------|--------|---------|--|--|--|--|
| Project: | RK3588_ | RK3588_AIOT_SCH | | | | | | |
| File: | 02.Revis | ion History | | | | | | |
| Date: | Friday, Octo | ober 21, 2022 | Rev: | V1.3 | | | | |
| Designed by: | RZF | Reviewed by: | Sheet: | 2 of 99 | | | | |





Power Sequence



| Power Supply | PMIC Channel | Supply Limit | Power Name | Time Slot | Default Voltage | Default ON/OFF | Sleep ON/OFF | Peak Current | Sleep Current |
|-----------------|-----------------|-----------------|------------------|--------------|--------------------|-------------------|-----------------|-----------------|------------------|
| VCC4V0 SYS | RK806-1 BUCK1 | 6.5A | VDD_GPU_S0 | Slot:5 | 0.75V | ON | OFF | TBD | TBD |
| VCC4V0 SYS | RK806-1 BUCK2 | 5A | VDD_CPU_LIT_S0 | Slot:3 | 0.75V | ON | OFF | TBD | TBD |
| VCC4V0_SYS | RK806-1 BUCK3 | 5A | VDD_LOG_S0 | Slot:2 | 0.75V | ON | OFF | TBD | TBD |
| VCC4V0_SYS | RK806-1 BUCK4 | 3A | VDD_VDENC_S0 | Slot:5 | 0.75V | ON | OFF | TBD | TBD |
| VCC4V0_SYS | RK806-1 BUCK5 | 2.5A | VDD_DDR_S0 | Slot:2 | 0.85V | ON | OFF | TBD | TBD |
| VCC4V0_SYS | RK806-1 BUCK6 | 2.5A | VDD2_DDR_S3 | Slot:4 | ADJ FB=0.5V | ON | ON | TBD | TBD |
| VCC4V0_SYS | RK806-1_BUCK7 | 2.5A | VCC_2V0_PLDO_S3 | Slot:1 | 2.0V | ON | ON | TBD | TBD |
| VCC4V0 SYS | RK806-1 BUCK8 | 2.5A | VCC_3V3_S3 | Slot:6 | 3.3V | ON | ON | TBD | TBD |
| VCC4V0 SYS | RK806-1 BUCK9 | 2.5A | VDDQ_DDR_S0 | Slot:6 | ADJ FB=0.5V | ON | OFF | TBD | TBD |
| | RK806-1 BUCK10 | | VCC_1V8_S3 | Slot:3 | 1.8V | ON | ON | TBD | TBD |
| | RK806-1 PLD01 | 0.5A | VCCA_1V8_S0 | Slot:3 | 1.8V | ON | OFF | TBD | TBD |
| CC 2VO PLDO | RK806-1 PLDO2 | 0.3A | VCC_1V8_S0 | Slot:3 | 1.8V | ON | OFF | TBD | TBD |
| | RK806-1 PLDO3 | 0.3A | VDDA_1V2_S0 | Slot:4 | 1.2V | ON | OFF | TBD | TBD |
| | RK806-1_PLDO4 | 0.5A | VCCA_3V3_S0 | Slot:6 | 3.3V | ON | OFF | TBD | TBD |
| VCC4V0_SYS | RK806-1_PLDO5 | 0.3A | VCCIO_SD_S0 | Slot:6 | 3.3V | ON | OFF | TBD | TBD |
| | RK806-1_PLDO6 | 0.3A | VCCA1V8_PLDO6_S3 | Slot:3 | 1.8V | ON | ON | TBD | TBD |
| | RK806-1_NLDO1 | 0.3A | VDD_0V75_S3 | Slot:2 | 0.75V | ON | ON | ON TBD | |
| CC_1V1_NLD | RK806-1_NLDO2 | 0.3A | VDDA_DDR_PLL_S0 | Slot:2 | 0.85V | ON | OFF | TBD | TBD TBD |
| | RK806-1 NLDO3 | 0.5A | VDDA_0V75_S0 | Slot:2 | 0.75V | ON | OFF | TBD | TBD |
| | RK806-1 NLDO4 | 0.5A | VDDA_0V85_S0 | Slot:2 | 0.85V | ON | OFF | TBD | TBD |
| CC_1V1_NLD | RK806-1 NLDO5 | 0.3A | VDD_0V75_S0 | Slot:2 | 0.75V | ON | OFF | TBD | TBD |
| VCC4V0 SYS | BUCK RK860-2 | 6A | VDD_CPU_BIGO_S0 | Slot:6A | 0.75V | ON | OFF | TBD | TBD |
| | BUCK RK860-3 | 6A | VDD_CPU_BIG1_S0 | Slot:6A | 0.75V | ON | OFF | TBD | TBD |
| | BUCK RK860-2 | 6A | VDD_NPU_S0 | Slot:6A | 0.75V | ON | OFF | TBD | TBD |
| VCC4V0_SYS | EXT BUCK | 2A | VCC_1V1_NLDO_S3 | Slot:1 | 1.1V | ON | ON | TBD | TBD |
| | EXT BUCK | 2A | VDD2L_0V9_DDR_S3 | Slot:5 | 0.9V | ON | ON | TBD | TBD |
| VCC4V0_SYS | EXT BUCK | 2.5A | VCC_3V3_SD_S0 | Slot:6A | 3.3V | ON | OFF | TBD | TBD |
| VCC 3V3 S3 | EXT_BUCK | 2A | VCC_1V2_CAM_S0 | OFF | 1.2V | OFF | OFF | TBD | TBD |
| | LDO_PT5108 | 0.5A | VCC_1V8_CAM_S0 | OFF | 1.8V | OFF | OFF | TBD | TBD |
| | LDO PT5108 | 0.5A | VCC 2V8 CAM SO | OFF | 2.8V | OFF | OFF | TBD | TBD |


IO Power Domain Map


| IO Domain | Pin Num | Support IO Voltage | Supply Power Pin Name | Power Source | IO Operating Voltage |
|--------------|----------------------|-----------------------|--------------------------|--------------------------|-------------------------|
| PMUIO1 | Pin N28 | 1.8V Only | PMUIO1_1V8 | VCC_1V8_S3 | 1.8V |
| PMUIO2 | Pin R27 Pin P28 | 1.8V or 3.3V | PMUIO2_1V8 PMUIO2 | VCC_1V8_53 | 1.8V |
| EMMCIO | Pin V26 | 1.8V Only | EMMCIO_1V8 | VCC_1V8_S0 | 1.8V |
| VCCI01 | Pin G20 | 1.8V Only | VCCIO1_1V8 | VCC_1V8_50 | 1.8V |
| VCCIO2 | Pin AA7 Pin Y7 | 1.8V or 3.3V | VCCIO2_1V8 VCCIO2 | VCC_1V8_S0 VCC_IO_SD | 1.8V/3.3V |
| VCCI03 | Pin Y26 | 1.8V Only | VCCIO3_1V8 | VCC_1V8_S0 | 1.8V |
| VCCIO4 | Pin H20 Pin H21 | 1.8V or 3.3V | VCCIO4_1V8 VCCIO4 | VCC_1V8_50 VCC 1V8 50 | 1.8V |
| VCCI05 | Pin W25 Pin W26 | 1.8V or 3.3V | VCCIO5_1V8 VCCIO5 | VCC_1V8_50 VCC_3V3_50 | 3.3V |
| VCCI06 | Pin AC25 Pin AC26 | 1.8V or 3.3V | VCCIO6_1V8 VCCIO6 | VCC_1V8_S0 VCC_3V3_S0 | 3.3V |

| ІО Туре | Operating Voltage |
|--------------|--|
| 1.8V Only | VCCIO*_1V8=1.8V |
| 1.8V or 3.3V | VCCIO*_1V8=1.8V VCCIO*=1.8V or 3.3V |
| | |


Rockchip Confidential


| Rockchip Electronics Co., Ltd | | | | | | | | |
|-------------------------------|--------------------------|-----------------|---------------------|--------|---------|--|--|--|
| Project: | RK3588_AIOT_SCH | | | | | | | |
| File: | 05.System Power Sequence | | | | | | | |
| Date: | Wednesday, | October 12, 202 | 2 | Rev: | V1.3 | | | |
| Designed by: | RZF | Reviewed by: | <checker></checker> | Sheet: | 5 of 99 | | | |





USB Controller Configure Table





Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd

Project: RKSSS8_AKOT_SCH

File: 87.USB Controller Configure Tab

Date: Wednesday, Crader 12, 2022 Sev. VI.3

Record by 655 September 12, 2019 Sept. 7, of 59



RK3588_V(POWER) VDD_GPU_S0 VDD CPU BIGO SO CPU_BIGO GPU C1007 4.7uF X5R 6.3V BGA C0402 7 C1006 C1001 C1002 1uF 100nF 100nF X5R X5R X5R X5R X5R X 6.3V N 10V N 10V 2 BGM C0201 C0201 C0201 22uF 22uF 22uF X5R X5R X5R 0.33V 0.0603 VDD_CPU_BIGO_CVDD_CPU_BIGO_SVD 3 C1014 C1015 C1016 C1017 1UF 4.7UF 10UF 10UF 10UF X5R X5R X5R X5R X5R X5R 1 N 6.3V N 6.3V C0201 B6A C0402 B6A C0402 B6A C1018 C1019 C1080 22uF 22uF 22uF X5R X5R X5R X5R 0.6.3V N 6.3V N 6.3V N 0.63V C0603 mA AA12 AB12 VDD_GPU_MEM_0 VDD_GPU_MEM_1 VDD_CPU_BIG0_MEM_ VDD_CPU_BIG0_MEM_ 0mA C1022 C1022 100nF 1uF X5R X5R N 10V N 6.3V C0201 C020 C1020 1uF X5R 6.3V C020 VDD CPU BIG1 S0 CPU_BIG1 VDD CPU BIG1 - C1024 - C1025 100nF 100nF X5R X5R N 10V 10V C0201 - C0201 22uF 22uF 22uF 22uF 22uF 25R X5R X5R X5R X5R 0.3V 0.63V 0.63V 0.663V 0.6 5 - C102 1uF X5R 6.3V C020 7 C1028 1uF X5R 6.3V C0201 C1038 - C1037 - C1038 - C1039 - C1040 - C1041 VDD CPU BIG1 MEM S0 VDD_CPU_BIG1_MEM_0 VDD_CPU_BIG1_MEM_1 2.01 1045 - C1047 - C1048 - C1049 - C1050 1046 - 1047 - 1048 - C1049 - C1050 1047 - 1047 - 1048 - C1049 - C1050 1047 - 1047 - 1048 - C1049 - C1050 1040 - C0402 - C0402 - C0201 - C0201 1040 - C0402 - C0402 - C0201 - C0201 **VDENC** C1045 22uF X5R 6.3V C0603 5 - C1046 22uF X5R 6.3V C0603 VDD_CPU_LIT_S0 LIT (LIT+DSU+L3) VDD_VDENC_MEM_I C1052 1uF X5R N 6.3V C0201 VDD NPU S0 NPU C1066 - 1uF X5R = 6.3V C0201 6 C1069 100nF X5R 10V C0201 22uF X5R 6.3V C0603 C1065 10uF X5R V 4V C0402_BGA 6 C1062 C1063 22uF Z2uF X5R X5R X5R X5R X5R 0.3V 0.6.3V 0.6.3V 0.0003 C1086 22uF X5R 6.3V C0603 VDD_CPU_LIT_MEM_C VDD_CPU_LIT_MEM_1 C1070 C1071 100nF 1uF X5R X5R N 10V 6.3V C0201 | C1072 | C1073 | AE23 | | 10 | L1 | AE23 | | 1 | L1 | L1 | AE23 | | 1 | L1 | L1 | AE23 | | 1 | L2 | A RK3588 Note: The Caps between green line and U1000 should be placed under the U1000 package.Other caps should be placed close to the U1000 package AVSS 1 AVSS 2 AVSS 3 AV \(\text{VSS} \) 266 \(\text{VSS} \) 267 \(\text{VSS} \) 277 \(\text{VSS} \) 278 \(\text{ RK3588


Rockchip Confidential


Rockchip Rockchip Electronics Co., Ltd


Project: RK3588_AOT_SCH


File: 10.RK3588_Power/GND


Date: Wednately, October 12, 2022 Rev. V1.3


























































































































































Sensor Ambient Light+Proximity Sensor ✓ GSENSOR_INT_L ✓ ALPS_INT_L VCC_1V8_S0 O C9000 100nF X5R >> I2C4_SDA_M1_SENSOR 16V > 12C4_SCL_M1_SENSOR C0402 I2C4_SDA_M1_SENSOR VDD I2C4_SCL_M1_SENSOR ALPS_INT_L SCL GND NC OTP9000 TP_0.7 R9004 VCC 3V3 S0 O-LEDA LDR DNP 15R STK3311-A R0402 R0402 C9001 1uF VCC_1V8_S0 X5R 6.3V C0402 Gyroscope+G-sensor VCC_1V8_S0 VCC_1V8_S0 I2C4_SCL_M1_SENSOR I2C4 SDA M1 SENSOR R9005 U9000 compatible with DNP ICM-20600 ICM-40607 R0402 SDA SCL REGOUT AD0 R9006 100nF LGA14-2R5X3^{FSYNC} NC0 X5R 10K 5% 10V NC2 INT2 R0402 C9003 100nF GSENSOR_INT_L 4 AVDDIO GND0 VDD RESV X5R 10V 7 bit Address: C0402 $A\overline{d}dr = H -->0x69$ VCC_1V8_S00-Addr = L -->0x68C9002 100nF X5R 10V C0402 **Rockchip Confidential** Rackchip Rockchip Electronics Co., Ltd Project: RK3588_AIOT_SCH File: 90.SENSOR

Wednesday, October 12, 2022

Reviewed by:

Designed by:

Rev:

V1.3 90 of 99

