

设计需求:

1.板卡尺寸: 按照U5:MXM2封装绘制板框, 定位孔不变, 板厚1.2mm

2.MIPIO、1, DSI, ETH, HDMI信号做差分等长处理, 阻抗100欧姆制作


3.SDIO0、1信号做等长,阻抗单端50欧姆制作

4.CVBS信号,阻抗单端50欧姆制作


5.USB/PCIE信号做差分等长,阻抗90欧姆制作

The type and specification o	f the components refer to the BOM		
		NA NA	
		ECA NO	DATE
DESIGNED			
REVIEWED	SS928V100DMEB		
	VER PART_NUMBER	SHE	ET 5 of 22
	Α		

Power Supply1




Power IN



			NA	
			ECA NO	DATE
DESIGNED				
REVIEWED	SSS	928V100DMEB		
	VER	VER PART NUMBER		IEET 6 of 22
	A			




12A



			1			
			NA.			
			ECA NO		DATE	
DESIGNED						
REVIEWED	SSS	28V100DMEB				
	VER	PART_NUMBER	SI	IEET	7 of	22
	Α					


Power Supply3



Independent via into the Inner GND layer on PCB


NOTES:the precision of these resistors must be +/-1% Need to check SVB configuration ,please reference to deliverables 02.only for reference\SVB\svb_check_tool

Vout(max)=1.05V Vout(min)=0.6V




			NA			
			ECA NO		DATE	
DESIGNED		-				
	l					
REVIEWED	SSS	928V100DMEB				
	VER	PART_NUMBER	SH	IEET	8 of	22
	Α					

LPDDR4/4X Power sequence



Note: The power sequence is a protocol specification for LPDDR4/4X.



power up sequence

After	Applicable Conditions
Ta is reached	VDD1 must be greater than VDD2
	VDD2 must be greater than VDDQ-200mV


Ta is the point when any power supply first reaches 300mV

power down sequence

After	Applicable Conditions
	VDD1 must be greater than VDD2
Tx and Tz	VDD2 must be greater than VDDQ-200mV

Tx is the point where any power supply drops below the mini value specified. Tz is the point where all power supply are below 300mV.After Tz,the device is power off.

ne type and specification of the components refer to the bow									
				NA					
				ECA NO		DAT	ΓE		
DESIGNED					_				
REVIEWED	•	SS9	28V100DMEB						
		VER	PART_NUMBER	SI	IEET	9	of	22	
		Α							




			NA	
			ECA NO	DATE
DESIGNED		-		-
	l			
REVIEWED	SS	928V100DMEB		
	VER	PART_NUMBER	SH	IEET 10 of 22
	Α			

600R@100Mhz_0.65R_0.2A_0402 600R@100Mhz_0.65R_0.2A_0402 Power of core DVDD_CORE DVDD_NPU C74 LB22 LB28 O DVDD_CORE 뒫 护 DVDD_NPU1 DVDD_NPU2 DVDD_NPU3 DVDD_NPU4 AA16 AA17 AB12 DVDD_CORE1 DVDD_CORE2 M14 DVDD_CORE3 DVDD_CORE4 DVDD_NPU4 AB12 DVDD_NPU6 AB14 DVDD_NPU6 AB17 DVDD_NPU8 AC14 DVDD_NPU8 AC14 DVDD_NPU10 AC14 DVDD_NPU11 AC17 DVDD_NPU11 AC17 DVDD_NPU13 V16 DVDD_NPU13 V16 DVDD_CORES DVDD_CORE7 DVDD_CORE8 DVDD_CORE9 1V8_SOC 1V8_SOC DVDD CORE10 DVDD_CORE11 600R@100Mhz_0.65R_0.2A_0402 600R@100Mhz_0.65R_0.2A_0402 DVDD_CORE12 DVDD_CORE13 P18 V16 V17 DVDD_CORE14 DVDD_CORE15 DVDD_NPU14 DVDD_NPU15 DVDD_NPU16 DVDD_NPU17 DVDD_NPU17 LB4 DVDD NPU DVDD CORE16 W16 W17 Y12 Y14 DVDD_CORE17 DVDD_CORE18 DVDD_CORE19 DVDD_NPU18 DVDD_NPU19 T13 뒤 DVDD_CORE20 DVDD_NPU20 DVDD CORE21 DVDD NPU21 DVDD_CORE22 DVDD_NPU22 U1J DVDD_MEDIA VDDIO_DDR 470nF 470nF 470nF 2.2UF <DEVICE> D31 E30 F29 G28 H27 K16 K17 VDDIO_DDR1 VDDIO_DDR2 VDDIO_DDR3 DVDD MEDIA1 1V8_SOC DVDD_MEDIA2 DVDD_MEDIA3 DVDD CORE 10 AA23 DVDD_MEDIA4 DVDD_MEDIA5 VDDIO_DDR4 VDDIO_DDR5 600R@100Mhz_0.65R_0.2A_0402 600R@100Mhz_0.65R_0.2A_0402 ₽ DVDD_MEDIA6 DVDD_MEDIA7 VDDIO_DDR3 VDDIO_DDR6 VDDIO_DDR7 DVDD_MEDIA AB23 AC19 AC20 K18 K19 K20 DVDD_MEDIA8 VDDIO_DDR8 LB16 LB901 VDDIO_DDR9 VDDIO_DDR10 VDDIO_DDR11 DVDD MEDIA9 MISC Interface DVDD_MEDIA10 DVDD_MEDIA11 K22 K23 K24 L25 AC23 AD19 AD20 Ē 듣 DVDD_MEDIA12 VDDIO_DDR12 DVDD_MEDIA13 DVDD_MEDIA14 VDDIO_DDR13 VDDIO_DDR14 AD22 AD23 AG27 AG28 AG29 M25 N25 P25 T25 U25 DVDD_MEDIA15 DVDD_MEDIA16 VDDIO_DDR15 VDDIO_DDR16 DVDD_MEDIA17 DVDD_MEDIA18 VDDIO_DDR17 VDDIO_DDR18 DVDD_MEDIA19 DVDD_MEDIA20 VDDIO_DDR19 VDDIO DDR20 DVDD_MEDIA21 DVDD_MEDIA22 AG32 AG33 AG34 AH25 VDDIO DDR21 DVDD_MEDIA23 VDDIO_DDR0_CK U24 Independent via into the Inner GND layer on PCB DVDD_MEDIA24 DVDD_MEDIA25 AH26 AH27 AH28 DVDD_MEDIA26 DVDD_MEDIA27 1V8_SOC VDDIO_DDR DVDD_MEDIA28 DVDD_MEDIA29 AH29 AH30 DVDD_MEDIA30 DVDD_MEDIA31 AC8 AH19 DVDD18 1 DVDD18_2 DVDD18_3 DVDD18_4 DVDD18_4 G8 DVDD_MEDIA32 DVDD_MEDIA33 AH33 AH34 T19 T20 C106 C10 DVDD_MEDIA34 DVDD_MEDIA35 DVDD_MEDIA36 DVDD18 DVDD18_RGMII0_SDIO1_UART1 100NF DVDD_MEDIA37 DVDD_MEDIA38 2.2UF DVDD18_RGMII0_SDIO1_UART2 2.2UF 2.2UF DVDD_MEDIA39 DVDD_MEDIA40 L21 AVDD18 DDR0 PLL R24 AVDD18 DDR1 PLL V19 V20 V22 W19 AVDD18_DDR0_PLL DVDD_MEDIA41 DVDD_MEDIA42 AVDD18_DDR1_PLL DVDD_MEDIA43 DVDD_MEDIA44 AVSS_DDR0_PLL DVDD_MEDIA45 DVDD_MEDIA46 DVDD_MEDIA47 1V8_SOC Y20 Y22 DVDD_MEDIA48 AVDD08 PLL AVDD18_PLL AVSS_PLL 2.2UF The type and specification of the components refer to the BOM DATE ECA NO DESIGNED SS928V100DMEB REVIEWED VER PART NUMBER SHEET 11 of 22

VDDIO DDR


VDDIO_DDR

GND of core




The type and openion	<u> </u>		1	
			NA	
			ECA NO	DATE
DESIGNED		•		
REVIEWED	ss	SS928V100DMEB		
	VER	PART_NUMBER	SH	IEET 12 of 22
	A			

DDRC0 of core




			NA	
			ECA NO	DATE
DESIGNED		•		
REVIEWED	SS	928V100DMEB		
	VER	PART_NUMBER	SH	IEET 13 of 22
	Α			•

DDRC1 of core



positionation of the compet		1		
			NA	
			ECA NO	DATE
		-		
	SSS	28V100DMEB		
	VER	PART_NUMBER	SH	IEET ₁₅ of 22
	A			
		SSS	SS928V100DMEB VER PART NUMBER	SS928V100DMEB VER PART_NUMBER SI



VI&SENSOR CONTROL

The MIPI RX differential trace impedance is 100ohm. notes:(verv important!) For more detail information of VI scenario please refer to 1V8_SOC the document 'SS928V100 Hardware Design User Guide' 0 R2814 MIPI_RX0_CK0N/GPIO14_7 AVDD18_MIPIRX1 MIPI_RX0_CK0P/GPIO15_0 MIPI_RX0_CK1N/GPIO15_1 AVDD18_MIPIRX2 AP28 AN28 AN31 For debug. According to the measured signal quality MIPI_RX0_CK1P/GPIO15_2 MIPI_RX0_D0N/GPIO14_3 AP31 MIPI_RX0_D0P/GPIO14_4 MIPI_RX0_D1N/GPIO15_3 Щ AVSS18 MIPIRX1 AJ22 AJ23 MIPI_RX0_D1P/GPIO15_4 AVSS18_MIPIRX2 AVSS18_MIPIRX3 MIPI_RX0_D2N/GPIO14_5 MIPI RX0 AJ24 AJ25 AJ26 AL30 AK28 MIPI RX0 D2P/GPIO14 6 AVSS18 MIPIRX4 MIPL RX0 D3N/GPIO15 AVSS18_MIPIRX5 AVSS18_MIPIRX6 MIPI_RX0_D3P/GPIO15_6 AJ27 AVSS18_MIPIRX7 AVSS18_MIPIRX8 AVSS18_MIPIRX9 AVSS18_MIPIRX10 MIPI_RX1_CI MIPI RX1 CK0N/GPIO13 3 AK23 VI_DATA1/HT_PS MIPI_RX1_CK0P/GPIO13_4 AVSS18_MIPIRX11 AVSS18_MIPIRX12 MIPL RX1 _CKUP/GFIO13_+
VI_DATA2/HT_DO4
MIPL RX1 _CK1N/GPIO13_5
VI_DATA11/HT_DO3
MIPL_RX1 _CK1P/GPIO13_6 AVSS18_MIPIRX13 VI DATA11 AP27 AVSS18 MIPIRX14 AK31 AVSS18_MIPIRX15 AN27 AVSS18 MIPIRX16 U₁D MIPI_RX1_D0 AP24 AL27 MIPI_RX1_D0N/GPIO12_7/VI_VS VI_DATA15/HT_VS AVSS18 MIPIRX18 AVSS18_MIPIRX19 MIPI_RX1_D <DEVICE> AN24 AL31 AM23 MIPI_RX1_D0P/GPIO13_0/VI_DATA0 AVSS18_MIPIRX20 AVSS18_MIPIRX21 VI_DATA12 AP26 AM24 MIPI_RX1_D1N/GPIO13_7 AVSS18_MIPIRX22 AVSS18_MIPIRX23 VI_DATA13 AN26 1V8_PER MIPI_RX1_D1P/GPIO14_0/VI_DATA13 MIPI_RX1_D2N/GPIO13_1/VI_HS AVSS18_MIPIRX24 AVSS18_MIPIRX25 AM28 AVSS18_MIPIRX26 MIPI_RX1_I AM29 AM30 AK24 MIPI_RX1_D2P/GPIO13_2/VI_DATA3 AVSS18 MIPIRX27 VI_DATA9 AL26 AM31 MIPI_RX1_D3N/GPIO14_1/VI_DATA9 AVSS18 MIDIRY20 AVSS18_MIPIRX30 VI_DATA8 AK26 MIPI_RX1_D3P/GPIO14_2/VI_DATA8 AVSS18_MIPIRX31 AVSS18_MIPIRX32 10 AVSS18_MIPIRX33 of R99 33 \$19N72 AL32 SENSOR0_CLK/UPS_MODE0 SENSOR0 CLK/GPIO15 7 AN33 SENSORO_HS/GPIO16_1/SENSOR1_HS SENSOR2_HS/PWM0_OUT3_0_P SPI0_CSN/I2C3_SDA SPI0_CSN/GPIO16_6/I2C3_SDA SPI0_SCLK/GPIO16_3/I2C2_SCL SPI_3WIRE_CLF SENSORO VS/FMC READRETRY AM33 9N46 33_{A A A}R2812 erf SENSORO VS/GPIO16 2/SENSOR1 VS SENSOR2_VS/PWM0_OUT2_0_F FMC_READRETRY SPI_3WIRE_CLR
SPI0_SDI/GPI016_5/I2C3_SCL
SPI_3WIRE_DATA
SPI0_SDO/GPI016_4/I2C2_SDA
SPI_3WIRE_CSN AL33 SPI0 SDI/I2C3 SCL SENSORO RSTN SENSOR0_RSTN/GPIO16_0 AL34 SENSOR1_RSTN/SENSOR2_RSTN O AK22 VI_CLK () SPI1_CSN0/GPIO12_3/I2C4_SDA SENSOR1_HS/SENSOR0_HS SENSOR2_HS/VI_CLK/HT_SD2 SENSOR1_CLK/PCIE_DEEMPH_SEL R100 AAA33 \$19N73 AP21 SENSOR1 HS/SENSOR3 LS/SENSOR3 CLK/HT SD2 SENSOR2 HS/M CLK/HT SD2 SPTI_CSN1/GPI012_2/SENSOR3_CLK SENSOR1_CLK/GPIO12_1 SENSOR0_CLK/SENSOR2_CLK AK21 \$19N48 33_{\\\\}R2802 VI_DATA7 WM0_OUT6_0_P/PCIE_DEEMPH_SEL PWM0_OUT5_0_P/VI_DATA7/HT_SD3 SENSOR1 HS/PCIE REFCLK SEL AP22 SENSOR1_HS/GPIO11_6/SENSOR0_HS VI DATA6 SENSOR1 HS/SPIO11 ISSENSORO HS SENSOR2 HS/PWM0_OUT9_0_P PCIE_REFCLK_SEL/HT_SD1 SENSOR1_VS/GPIO11_/YSENSOR0_VS SENSOR2_VS/PWM0_OUT8_0_P PCIE_SLV_BOOT_MODE/HT_SD0 SENSOR1_RSTN/GPIO12_0 SENSOR1_RSTN/GPIO12_0 AL21 \$19N47 33 R2801 SPI1 SCLK/GPIO12 6/I2C5 SCL SENSOR1_CLK/SENSOR0_CLK

SENSOR2_CLK/VI_DATA6 SPI1_SDI/GPIO12_4/I2C4_SCL

SENSOR1_VS/SENSOR0_VS SENSOR2_VS/VI_DATA

SPI1 SDO/GPIO12 5/I2C5 SDA SENSOR1_RSTN/SENSOR0_RSTN SENSOR2_RSTN/VI_DATA4

PWM0 OTITA 0

AL22

AN22

AM21


SENSORO_RSTN/SENSOR2_RSTN PWM0_OUT7_0_P/HT_RSTN

The type and specification of the components refer to the BOM

SPI1_SDI/I2C4_SCL


SPI1_SDO/I2C5_SDA

The type and .	specification of the compe	iiciica ic			
				NA.	
				ECA NO	DATE
DESIGNED			•		
REVIEWED		SS	928V100DMEB		
		VER	PART_NUMBER	SH	IEET 18 of 22
		Α			




			NA	
			ECA NO	DATE
DESIGNED		-		
	l			
REVIEWED	SS	928V100DMEB		
	VER	PART_NUMBER	SH	IEET 19 of 22
	Α			

Peripheral1




mo typo ana	opositioadori or are compe		nor to the both		
				NA.	
				ECA NO	DATE
DESIGNED			•		
REVIEWED		SSS	928V100DMEB		
		VER	PART_NUMBER	SH	IEET 20 of 22
		Α			




			NA NA	
			ECA NO	DATE
DESIGNED		•		
REVIEWED	SS	928V100DMEB		
	VER	PART_NUMBER	SI	IEET 21 of 22
	Α			

LPDDR4X Power 1V8_PER VDDIO_DDR U24A <DEVICE> VDD1_1 VDD1_2 VDD1_3 VDD1_4 VDD1_5 VDD1_6 VDD1_7 \tilde{c} VDDQ1 VDDQ2 C128 C138 C137 C136 VDDQ3 VDDQ4 470NF 470NF 100NF 470NF 100NF VDDQ5 100NF VDD06 Ή 뷰 井 뷰 VDDQ7 VDDQ8 VDDQ9 VDD1_8 LPDDR4 4X 1V1 က VDD2_1 VDD2_2 VDD2_3 VDD2_4 VDDQ10 VDDQ11 ð VDDIO_DDR VDDQ12 VDDQ13 F8 H1 H5 H8 H12 K1 K3 VDD2_4 VDD2_5 VDD2_6 VDD2_7 VDD2_8 VDD2_9 VDD2_10 VDD2_11 VDD2_12 2 C23 VDDQ14 8 VDDQ15 W12 AA3 AA5 AA8 **PWR Interface** VDDQ16 C13 5 100NF VDDO17 470NF 470NF NOO. 100NF VDDQ18 K3 VDD2 10 K10 VDD2 10 K12 VDD2 11 N1 VDD2 13 N3 VDD2 13 N10 VDD2 14 N12 VDD2 15 R1 VDD2 16 R1 VDD2 16 R5 VDD2 18 R8 VDD2 18 R12 VDD2 19 R8 VDD2 19 R12 VDD2 19 VDD2 1 VDDQ19 VDDQ20 AA10 부부 LPDDR4_4X_1V1 ÷ C271 C180 C240 C32 U8 AB4 AB9 VDD2_22 VDD2_23 VDD2_24 170NF 100NF 100NF 뉴

GND




Ю




			NA	
			ECA NO	DATE
DESIGNED		-		
REVIEWED	ss	928V100DMEB		
	VER	PART_NUMBER	SHE	ET ₁₄ of
	А			

LPDDR4X Power 1V8_PER U2A VDDIO_DDR <DEVICE> VDD1_1 VDD1_2 VDD1_3 VDD1_4 VDD1_5 VDD1_6 VDD1_7 C27 C264 F1 F12 G4 G9 T4 T9 U1 U12 VDDQ1 VDDQ2 C167 C187 C125 C2 VDDQ3 VDDQ4 70NF 70NF 70NF 100NF 귀 VDDO6 片 뉴 1 F Ä 100NF VDDQ7 VDDQ8 VDDQ9 VDD1_8 VDD2 1 VDD2 2 VDD2 3 VDD2 4 VDD2 5 VDD2 7 VDD2 7 VDD2 8 VDD2 9 VDD2 10 VDD2 11 VDD2 12 LPDDR4_4X_1V1 VDDQ10 VDDQ11 VDDQ12 VDDQ13 o F8 H1 H5 H8 H12 K1 K3 VDDIO_DDR 2 C299 C278 VDDQ14 VDDQ15 **PWR Interface** W12 AA3 AA5 AA8 AA10 VDDQ16 VDDQ17 470NF 100NF 4.7UF Ä VDDQ18 VDDQ19 VDDQ20 K10 K12 N1 N3 N10 N12 R1 R5 R8 R12 U5 VDD2_11 VDD2_12 VDD2_13 VDD2_14 VDD2_15 VDD2_16 VDD2_17 VDD2_18 VDD2_19 VDD2_20 VDD2_21 1uF HF LPDDR4_4X_1V1 038 C34 C93 U8 AB4 AB9 VDD2_22 VDD2_23 VDD2_24 4.7UF 470NF 100NF H H 뉴 **GND** U2C <DEVICE> A3 VSS1 C11 VSS2 C21 VSS2 C32 VSS4 C32 VSS4 C32 VSS7 C32 VSS7 C34 VSS8 C35 VSS1 C41 VSS9 C51 VSS1 C51 VSS2 C51 VSS1 C51 VSS2 C51 VSS30 N9 VSS31 N11 VSS31 P1 VSS33 P3 VSS33 P3 VSS35 P12 VSS35 P12 VSS36 P12 VSS37 T3 VSS37 T3 VSS37 T3 VSS38 T5 VSS38 T6 VSS41 T12 VSS41 T12 VSS44 V8 VSS45 V12 VSS45 V12 VSS46 VSS47 W4 VSS46 V2 VSS47 W4 VSS48 W5848 W1 VSS48 W1 VSS48 W1 VSS48 W1 VSS49 W1 VSS49 W1 VSS49 W1 VSS49 W1 VSS49 W1 VSS50 V1 VSS50 V1 VSS51 V5 VSS50 V1 VSS51 V5 VSS50 V1 VSS51 V5 VSS55 V8 VSS55 AB5 VSS55 AB5 VSS55 AB6 AB8 б VSS Interface 3 VSS22 VSS23 VSS24 VSS25 VSS26 VSS27 VSS28 VSS29


IO



	•	•					
			-		NA.	-	
					ECA NO		DATE
DESIGNED							
REVIEWED		=	SS928V100DMEB				
		VE	R PA	RT_NUMBER	S	HEET	16 of
		А					




Reset




			NA	
			ECA NO	DATE
DESIGNED				
REVIEWED	SSS	928V100DMEB		
	VER	PART_NUMBER	SH	EET 22 of 22
	A			


EMMC




			NA	
			ECA NO	DATE
DESIGNED		•		
REVIEWED		928V100DMEB		
	VER	PART_NUMBER	SI	IEET 23 of 22
	Α			



PHY Address Config.



RGMII0 TXC/RXC Delay Config.



Enable/Disable PLL @ ALDPS



RGMII0 Power Source	CFG_EXT	CFG_LDO[1:0]
External 3.3V(default)	1'b1	2'b00
External 1.8V	1'b1	2'b10
Internal 1.8V	1'b0	2'b10

<DEVICE>

PHY Address	PHYAD[2:0]
1	3'b001 (default)

Pull-up disable PLL@ALDPS mode


RXDLY=1 Add 2ns delay to RXC for RXD latching TXDLY=1 Add 2ns delay to TXC for TXD latching


The type and specification of the components refer to the BOM

REG_OUT_1.0V

LED2_1000M/CFG_LDO1

				NA.	5.455
				ECA NO	DATE
DESIGNED					
REVIEWED		SS928V100DMEB			
	-	VED	VER PART NUMBER		FFT 04 4 00
		VER	PART NUMBER	SF	IEET 24 of 22
		Α			





BOOT_SEL[1:0]	SFC_EMMC_BOOT_MODE	MODE
00	0	SPI Nor Flash 3Byte
00	1	SPI Nor Flash 4Byte
01	0	SPI Nand Flash 1 wire
01	1	SPI Nand Flash 4 wire
10	X	Parallel NAND
11	0	EMMC 4bit
11	1	EMMC 8bit

FAST_BOOT_MODE	MODE
0	Normal BOOT
1	Fast BOOT


UPS_MODE[1:0]	PCIe/U3 MODE
00	PCle X2
01	doule USB3
10	PCle lane0+USB3 port1

PCIE_SLV_BOOT_MODE:	Function
0	Disable boot from PCle
1	Boot from PCle

PCIE_DEEMPH_SEL	PCIe PHY deemphasis
0	-3.5dB
1	-6dB

				NA	
				ECA NO	DATE
DESIGNED			•		-
		1			
REVIEWED		SS9	28V100DMEB		
		VER	PART_NUMBER	SH	IEET 26 of 22
	1	_ A			
REVIEWED		1 1	28V100DMEB PART_NUMBER	SI	IEET 26 of 22


Hardware Configuration



UART1_2_VD3318_SEL	UART1_2 IO VOLTAGE
0	3.3V
1	1.8V

SDIO1_VD3318_SEL	SDIO1 IO VOLTAGE
0	3.3V
1	1.8V

POR_ENABLE	Function
0	disable
1	enable



notes: FMC_READRETRY is enabled for MLC nand flash that support readretry.If nand flash do not support readretry,FMC_READRETRY is disabled

FMC_READRETRY	Function
0	disable
1	enable

RGMII0_VDD33_SEL	Function
0	3.3V

PCIE0_REFCLK_SEL:	Function
0	internal clock.
1	external clock.



UPDATE_MODE_N	Function
0	UPDATE MODE.
1	NORMAL MODE.

,, ,	•		-				
				NA			
				ECA NO		DATE	
DESIGNED							
		SS928V100DMEB					
REVIEWED	:						
	VE	R P	ART_NUMBER	SI	IEET	27 of 22	
	A	Г					
		丄					