RISCV processor in an FPGA

Jose Estragues Andrea Querol Guillem Ramírez Joan Vinyals Pablo Vizcaino

Facultat d'Informàtica de Barcelona Universitat Politècnica de Catalunya - BarcelonaTech

Barcelona Supercomputing Center

May 2021



RISCV

FPGA



FIB, UPC

RISCV introduction

FIB, UPC





FPGA introduction

- ► Field Programmable Gate Array (FPGA)
- Xilinx Spartan 7 [1] [2]
 - x Lock-Up Table (LUT)
 - ► AQ: posar resources (?) justificacio de decisions de disseny mes endavant





References I



User guide sp701.

Available at

https://www.xilinx.com/support/documentation/boards_and_kits/sp701/ug1319-sp701-eval-bd.pdf. Last access Mau 2021.



User guide series 7 xilinx.

Available at https://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf. Last access May 2021.



Thanks for your attention.