

Things to be implemented in the minecraft world template:

Notes:

- Implement the Execution cycle for the other Assembly codes (the one above)

Notes from the masterclass lecture:

- Do not touch the fetch cycle/signals (I think these are the red blocks), changing this will not make the functions work)
- Control signals should be implemented properly in connecting with the ALU operations
- Basically connecting each microcode based on their opcode?
- Swap Out - swap input and output then we can output content of register

Implement decoder based with the ALU operations by the group

Specific Specs:

S12 - Group 5

Opcode	Instruction	Example Instruction	Example Opcode
0	HALT	HALT	0000 0000 0000 0000
1	MOV REG, REG	MOV R1, R2	0001 0001 0000 0010
2	MOV REG, POINTER	MOV R1, [R2]	0010 0001 0000 0010
3	XOR REG, REG	XOR R4, R5	0011 0100 0000 0101
4	MOV REG, IMMEDIATE	MOV R0, 0x05	0100 0000 0000 0101
5	MOV REG, ADDRESS	MOV R3, [0x02]	0101 0011 0000 0010
6	INC REG	INC R1	0110 0001 0000 0000
7	AND REG, REG	AND R4, R5	0111 0100 0000 0101
8	—	—	—
9	NOT REG	NOT R1	1001 0001 0000 0000
10	SUB REG, REG	SUB R3, R1	1010 0011 0000 0001
11	ADD REG, REG	ADD R3, R1	1011 0011 0000 0001
12	MOV ADDRESS, REG	MOV [0x02], R3	1100 0000 0010 0011
13	—	—	—
14	MOV POINTER, REG	MOV [R1], R2	1110 0001 0000 0010
15	ADD POINTER, REG	ADD [R4], R5	1111 0100 0000 0101

ALU Operations (S12 - GRP5):ee

LEGEND: Operations in our specs

ALU Operations	
000	ADD
001	SUB
010	NOR
011	XNOR
100	OR
101	XOR
110	AND
111	NAND

Microcode: Limit is 5 lines (According to PTS)

Opcode 1: MOV R1, R2

1. R2_out, R1_in

Opcode 2: MOV R1, [R2]

1. R2_out, MAR_in, READ, WMFC
2. MDR_out, R1_in, END

Opcode 3: XOR R4, R5

1. R4_out, Y_in
2. R5_out, Select Y, XOR, Z_in
3. Z_out, R4_in, END

Opcode 4: MOV R0, 0x05

1. IRDF_out, R0_in, END

Opcode 5: MOV R3, [0x02]

1. IRAF_out, MAR_in, READ, WMFC
2. MDR_out, R3_in, END

Opcode 6: INC R1

1. R1_out, Set carry in, ADD, Z_in
2. Z_out, R1_in, END

Opcode 7: AND R4, R5

1. R4_out, Y_in
2. R5_out, Select Y, AND, Z_in
3. Z_out, R4_in

Opcode 9: NOT R1

1. R1_out, NOT, Z_in
2. Z_out, R_in, END

Opcode 10: SUB R3, R1

1. R3_out, Y_in
2. R1_out, Select Y, SUB, Z_in
3. Z_out, R3_in

Opcode 11: ADD R3, R1

1. R3_out, Y_in
2. R1_out, Select Y, ADD, Z_in
3. Z_out, R3_in

Opcode 12: MOV [0x02], R3

1. R3_out, MDR_in
2. IRAF_out, MAR_in
3. MDR_out, WRITE, WMFC, END

Opcode 14: MOV [R1], R2

1. R2_out, MDR_in
2. R1_out, MAR_in, WRITE, WMFC, END

Opcode 15: ADD [R4], R5

1. R4_out, MAR_in, READ, WFMC
2. R5_out, Y_in
3. MDR_out, Select Y, ADD, Z_in
4. Z_out, MDR_in, WRITE, WMFC, END

In Minecraft:

CSARCH2 Microcode

OP0: HALT (default)

OP1: MOV REG REG

1. REG_out, REG_in, END

OP2: MOV REG, PTR

1. REG_out, MAR_in, READ, WMFC
2. MDR_out, REG_in, END

OP3: XOR REG, REG

1. REG_out, Y_in
2. REG_out (SWP_out), Select_Y, XOR (101), Z_in
3. Z_out, REG_in, END

OP4: MOV REG, IMMEDIATE

1. IRDF_out, REG_in, END

OP5: MOV REG, ADDRESS

1. IRAF_out, MAR_in, READ, WMFC
2. MDR_out, REG_in, END

OP6: INC REG

1. REG_out, Set carry-in, ADD (000), Z_in
2. Z_out, REG_in, END

OP7: AND REG, REG

1. REG_out, Y_in
2. REG_out Select Y, AND (110), Z_in
3. Z_out, REG_in

No OP8**OP9: NOT REG**

1. REG_out, NOT/NAND(111), Z_in
2. Z_out, REG_in, END

OP10: SUB REG, REG

1. REG_out, Y_in
2. REG_out (SWP_out), Select_Y, SUB (001), Z_in
3. Z_out, REG_in

OP11: ADD REG, REG

1. REG_out, Y_in
2. REG_out (SWP_out), Select_Y, ADD (000), Z_in
3. Z_out, REG_in

OP12:

1. REG_out, MDR_in
2. IRAF_out, MAR_in, WRITE, WMFC, END

No OP13

OP14: MOV PTR, REG

1. REG_out, MDR_in
2. REG_out, MAR_in, WRITE, WMFC, END

OP15: ADD PTR, REG

1. REG_out, Yin
2. REG_out (SWP_out), MAR_in, READ, WMFC
3. MDR_out, Select_Y, ADD (000), Z_in
4. Z_out, MDR_in, WRITE, WMFC, END

Test Cases:

1.1 AND REG, REG

initialize:

DATA	ADDR	
0001001000110100	0x1234	0x00AB
0001001101010111	0x1357	0x00AC

0000000010101011
0000000010101100

	Code	
MOV REG, IMM	MOV R0, 0xAB	0x?0AB
MOV REG, IMM	MOV R1, 0xAC	0x?1AC
MOV REG, PTR	MOV R2, [R0]	0x?200
MOV REG, PTR	MOV R3, [R1]	0x?301
AND REG, REG	AND R3, R2	0x?302
		4 = 0x40AB
		4 = 0x41AC
		2 = 0x2200
		2 = 0x2301
		7 = 0x7302
		HALT

DATA	ADDR	Results
0100000010101011	0000000000000000	R0 0x00AB
0100000110101100	0000000000000001	R1 0x00AC
0010001000000000	0000000000000010	R2 0x1234
0010001100000001	0000000000000011	R3 0x1214
0111001100000010	0000000000000100	R4 0x0000
0000000000000000	0000000000000101	R5 0x0000
		R6 0x0000
		R7 0x0000
		R8 0x0000
		R9 0x0000
		RA 0x0000
		RB 0x0000
		RC 0x0000
		RD 0x0000
		RE 0x0000
		RF 0x0000

1.3 ADD PTR, REG

initial:

	DATA	ADDR	
0001111101001101	0x1F4D	0x00DA	0000000011011010

	Code		
MOV REG, IMM	MOV R0, 0xDA	0x?0DA	4 = 0x40DA
MOV REG, ADDR	MOV R1, [R0]	0x?100	5 = 0x5100
MOV REG, REG	MOV R2, R1	0x?201	1 = 0x1201
ADD REG, REG	ADD R2, R0	0x?200	11 (B) = 0xB200
XOR REG, REG	XOR R1, R1	0x?101	3 = 0x3101
MOV ADDR, REG	MOV [0xEB], R2	0x?EB2	12 (C) = 0xCEB2
MOV REG, REG	MOV R3, R0	0x?300	1 = 0x1300
ADD PTR, REG	ADD [R3], R2	0x?302	15 (F) = 0xF302
MOV REG, PTR	MOV R5, [R3]	0x?503	2 = 0x2503
			HALT

		Results	
DATA	ADDR	R0	0x00DA
0100000011011010	0000000000000000	R1	0x0000
0101000100000000	0000000000000001	R2	0x2027
0001001000000001	0000000000000010	R3	0x00DA
1011001000000000	0000000000000011	R4	0x0000
0011000100000001	0000000000000100	R5	0x3F74
1100111010110010	0000000000000101	R6	0x0000
0001001100000000	0000000000000110	R7	0x0000
1111001100000010	0000000000000111	R8	0x0000
0010010100000011	0000000000001000	R9	0x0000
0000000000000000	0000000000001001	RA	0x0000
		RB	0x0000
		RC	0x0000
		RD	0x0000
		RE	0x0000
		RF	0x0000

1.4 ADD REG, PTR

initial:

0001111101001101

DATA	ADDR
0x1F4D	0x00DA

0000000011011010

Code		
MOV REG, IMM	MOV R0, 0xDA	0x?0DA
MOV REG, ADDR	MOV R1, [R0]	0x?100
MOV REG, REG	MOV R2, R1	0x?201
ADD REG, REG	ADD R2, R0	0x?200
XOR REG, REG	XOR R1, R1	0x?101
MOV ADDR, REG	MOV [0xEB], R2	0x?EB2
MOV REG, REG	MOV R3, R0	0x?300
ADD REG, PTR	MOV R5, R2	0x?502
	ADD R2, [R3]	0x?203
		4 = 0x40DA
		5 = 0x5100
		1 = 0x1201
		11 (B) = 0xB200
		3 = 0x3101
		12 (C) = 0xCEB2
		1 = 0x1300
		1 = 0x1502
		15 (F) = 0xF203
		HALT

DATA	ADDR
0100000011011010	0000000000000000
0101000100000000	0000000000000001
0001001000000001	0000000000000010
1011001000000000	0000000000000011
0011000100000001	0000000000000100
1100111010110010	0000000000000101
0001001100000000	0000000000000110
0001010100000010	0000000000000111
1111001000000011	0000000000001000
0000000000000000	0000000000001001

Results	
R0	0x00DA
R1	0x0000
R2	0x3F74
R3	0x00DA
R4	0x0000
R5	0x2027
R6	0x0000
R7	0x0000
R8	0x0000
R9	0x0000
RA	0x0000
RB	0x0000
RC	0x0000
RD	0x0000
RE	0x0000
RF	0x0000