# Things to be implemented in the minecraft world template:

#### **Notes:**

- Implement the Execution cycle for the other Assembly codes (the one above)

Notes from the masterclass lecture:

- Do not touch the fetch cycle/signals (I think these are the red blocks), changing this will not make the functions work)
- Control signals should be implemented properly in connecting with the ALU operations
- Basically connecting each microcode based on their opcode?
- Swap Out swap input and output then we can output content of register

Implement decoder based with the ALU operations by the group

### **Specific Specs:**

S12 - Group 5

Opcode	Instruction	Example Instruction	Example Opcode
0	HALT	HALT	0000 0000 0000 0000
1	MOV REG, REG	MOV R1, R2	0001 0001 0000 0010
2	MOV REG, POINTER	MOV R1, [R2]	0010 0001 0000 0010
3	XOR REG, REG	XOR R4, R5	0011 0100 0000 0101
4	MOV REG, IMMEDIATE	MOV R0, 0x05	0100 0000 0000 0101
5	MOV REG, ADDRESS	MOV R3, [0x02]	0101 0011 0000 0010
6	INC REG	INC R1	0110 0001 0000 0000
7	AND REG, REG	AND R4, R5	0111 0100 0000 0101
8	_		_
9	NOT REG	NOT R1	1001 0001 0000 0000
10	SUB REG, REG	SUB R3, R1	1010 0011 0000 0001
11	ADD REG, REG	ADD R3, R1	1011 0011 0000 0001
12	MOV ADDRESS, REG	MOV [0x02], R3	1100 0000 0010 0011
13	_	_	_
14	MOV POINTER, REG	MOV [R1], R2	1110 0001 0000 0010
15	ADD POINTER, REG	ADD [R4], R5	1111 0100 0000 0101

# ALU Operations (S12 - GRP5):ee

LEGEND: Operations in our specs

ALU Operations		
000	ADD	
001	SUB	
010	NOR	
011	XNOR	
100	OR	
101	XOR	
110	AND	
111	NAND	

# **Microcode: Limit is 5 lines (According to PTS)**

Opcode 1: MOV R1, R2

1. R2\_out, R1\_in

# Opcode 2: MOV R1, [R2]

- 1. R2\_out, MAR\_in, READ, WMFC
- 2. MDR\_out, R1\_in, END

# Opcode 3: XOR R4, R5

- 1. R4\_out, Y\_in
- 2. R5\_out, Select Y, XOR, Z\_in
- 3. Z\_out, R4\_in, END

# Opcode 4: MOV R0, 0x05

1. IRDF out, R0 in, END

# Opcode 5: MOV R3, [0x02]

- 1. IRAF\_out, MAR\_in, READ, WMFC
- 2. MDR\_out, R3\_in, END

# Opcode 6: INC R1

- 1. R1 out, Set carry in, ADD, Z in
- 2. Z out, R1 in, END

# Opcode 7: AND R4, R5

- 1. R4\_out, Y\_in
- 2. R5\_out, Select Y, AND, Z\_in
- 3. Z\_out, R4\_in

# Opcode 9: NOT R1

- 1. R1 out, NOT, Z in
- 2. Z\_out, R\_in, END

# Opcode 10: SUB R3, R1

- 1. R3\_out, Y\_in
- 2. R1 out, Select Y, SUB, Z in
- 3. Z out, R3 in

# Opcode 11: ADD R3, R1

- 1. R3\_out, Y\_in
- 2. R1\_out, Select Y, ADD, Z\_in
- 3. Z\_out, R3\_in

# Opcode 12: MOV [0x02], R3

- 1. R3 out, MDR in
- 2. IRAF\_out, MAR\_in
- 3. MDR\_out, WRITE, WMFC, END

# Opcode 14: MOV [R1], R2

- 1. R2\_out, MDR\_in
- 2. R1\_out, MAR\_in, WRITE, WMFC, END

# Opcode 15: ADD [R4], R5

- 1. R4 out, MAR in, READ, WFMC
- 2. R5 out, Y in
- 3. MDR\_out, Select Y, ADD, Z\_in
- 4. Z\_out, MDR\_in, WRITE, WMFC, END

### In Minecraft:

### **CSARCH2** Microcode

### **OP0: HALT (default)**

#### **OP1: MOV REG REG**

1. REG out, REG in, END

### **OP2: MOV REG, PTR**

- 1. REG out, MAR\_in, READ, WMFC
- 2. MDR out, REG in, END

### **OP3: XOR REG, REG**

- 1. REG out, Y in
- 2. REG out (SWP out), Select Y, XOR (101), Z in
- 3. Z out, REG in, END

### **OP4: MOV REG, IMMEDIATE**

1. IRDF\_out, REG\_in, END

### **OP5: MOV REG, ADDRESS**

- 1. IRAF\_out, MAR\_in, READ, WMFC
- 2. MDR out, REG in, END

### **OP6: INC REG**

- 1. REG\_out, Set carry-in, ADD (000), Z\_in
- 2. Z\_out, REG\_in, END

### **OP7: AND REG, REG**

- 1. REG out, Y in
- 2. REG\_out Select Y, AND (110), Z\_in
- 3. Z out, REG in

### No OP8

### **OP9: NOT REG**

- 1. REG\_out, NOT/NAND(111), Z\_in
- 2. Z out, REG in, END

### **OP10: SUB REG, REG**

- 1. REG out, Y in
- 2. REG\_out (SWP\_out), Select\_Y, SUB (001), Z\_in
- 3. Z\_out, REG in

### **OP11: ADD REG, REG**

- 1. REG out, Y in
- 2. REG out (SWP out), Select Y, ADD (000), Z in
- 3. Z out, REG in

### **OP12:**

- 1. REG\_out, MDR\_in
- 2. IRAF out, MAR in, WRITE, WMFC, END

### No OP13

# **OP14: MOV PTR, REG**

- 1. REG\_out, MDR\_in
- 2. REG\_out, MAR\_in, WRITE, WMFC, END

# **OP15: ADD PTR, REG**

- 1. REG\_out, Yin
- 2. REG\_out (SWP\_out), MAR\_in, READ, WMFC
- 3. MDR\_out, Select\_Y, ADD (000), Z\_in
- 4. Z\_out, MDR\_in, WRITE, WMFC, END

### **Test Cases:**

### 1.1 AND REG, REG

### initialize:

0001001000110100 0001001101010111

DATA	ADDR
0x1234	0x00AB
0x1357	0x00AC

0000000010101011 0000000010101100

MOV REG, IMM MOV REG, IMM MOV REG, PTR MOV REG, PTR AND REG, REG

Code	
MOV R0, 0xAB	0x?0AB
MOV R1, 0xAC	0x?1AC
MOV R2, [R0]	0x?200
MOV R3, [R1]	0x?301
AND R3, R2	0x?302

4 = 0x40AB 4 = 0x41AC 2 = 0x2200 2 = 0x2301 7 = 0x7302 HALT

 

Results		
R0	0x00AB	
R1	0x00AC	
R2	0x1234	
R3	0x1214	
R4	0x0000	
R5	0x0000	
R6	0x0000	
R7	0x0000	
R8	0x0000	
R9	0x0000	
RA	0x0000	
RB	0x0000	
RC	0x0000	
RD	0x0000	
RE	0x0000	
RF	0x0000	

### 1.3 ADD PTR, REG

### initial:

#### 0001111101001101

DATA	ADDR
0x1F4D	0x00DA

### 000000011011010

MOV REG, IMM MOV REG, ADDR MOV REG, REG ADD REG, REG XOR REG, REG MOV ADDR, REG MOV REG, REG ADD PTR, REG MOV REG, PTR

Code	
MOV R0, 0xDA	0x?0DA
MOV R1, [R0]	0x?100
MOV R2, R1	0x?201
ADD R2, R0	0x?200
XOR R1, R1	0x?101
MOV [0xEB], R2	0x?EB2
MOV R3, R0	0x?300
ADD [R3], R2	0x?302
MOV R5, [R3]	0x?503

4 = 0x40DA 5 = 0x5100 1 = 0x1201 11 (B) = 0xB200 3 = 0x3101 12 (C) = 0xCEB2 1 = 0x1300 15 (F) = 0xF302 2 = 0x2503 HALT

DATA	ADDR
0100000011011010	0000000000000000
0101000100000000	0000000000000001
0001001000000001	0000000000000010
1011001000000000	000000000000011
0011000100000001	0000000000000100
1100111010110010	000000000000101
0001001100000000	000000000000110
1111001100000010	000000000000111
0010010100000011	000000000001000
0000000000000000	000000000001001

Results		
R0	0x00DA	
R1	0x0000	
R2	0x2027	
R3	0x00DA	
R4	0x0000	
R5	0x3F74	
R6	0x0000	
R7	0x0000	
R8	0x0000	
R9	0x0000	
RA	0x0000	
RB	0x0000	
RC	0x0000	
RD	0x0000	
RE	0x0000	
RF	0x0000	

### 1.4 ADD REG, PTR

# 0001111101001101

initial:	
DATA	ADDR
0x1F4D	0x00DA

0000000011011010

MOV REG, IMM MOV REG, ADDR MOV REG, REG ADD REG, REG XOR REG, REG MOV ADDR, REG MOV REG, REG MOV REG, REG ADD REG, PTR

Code	
MOV R0, 0xDA	0x?0DA
MOV R1, [R0]	0x?100
MOV R2, R1	0x?201
ADD R2, R0	0x?200
XOR R1, R1	0x?101
MOV [0xEB], R2	0x?EB2
MOV R3, R0	0x?300
MOV R5, R2	0x?502
ADD R2, [R3]	0x?203

4 = 0x40DA 5 = 0x5100 1 = 0x1201 11 (B) = 0xB200 3 = 0x3101 12 (C) = 0xCEB2 1 = 0x1300 1 = 0x1502 15 (F) = 0xF203 HALT

DATA	ADDR
0100000011011010	0000000000000000
0101000100000000	0000000000000001
0001001000000001	0000000000000010
1011001000000000	000000000000011
0011000100000001	000000000000100
1100111010110010	0000000000000101
0001001100000000	000000000000110
0001010100000010	0000000000000111
1111001000000011	000000000001000
0000000000000000	000000000001001

Results	
R0	0x00DA
R1	0x0000
R2	0x3F74
R3	0x00DA
R4	0x0000
R5	0x2027
R6	0x0000
R7	0x0000
R8	0x0000
R9	0x0000
RA	0x0000
RB	0x0000
RC	0x0000
RD	0x0000
RE	0x0000
RF	0x0000