



3. Timers, PWM and GPIO Alternate Functions

3.1 Introduction to Timers

The last lab used the SysTick timer to generate periodic interrupts. The SysTick is a simple peripheral with a 24-bit down-counting register that decrements every processor clock cycle. Reaching zero on this counter triggers an interrupt. The primary purpose of the SysTick timer is to generate a stable system “tick” or timing reference signal.

We use this reference signal to indicate the passage of a unit of time. Some common places to use the SysTick are within the HAL delay libraries and in the context switcher of real-time operating systems.

Why is accurate timing important? Although a processor moves along the applications code in units of the clock cycle, it is difficult and inefficient to measure time simply by counting instruction cycles without dedicated hardware timers. The need for accurate timing stems from the fact that many embedded systems require specific timings or schedules for communications and while interacting with the physical world.

At their core, all timers are simple registers which increment or decrement whenever a trigger signal occurs. It is this basic functionality that we build the capability to generate hardware interrupts like the SysTick; we use the SysTick here since it is merely the simplest of the onboard timer peripherals.

3.2 Prelab Questions

3.1 — Prelab 3. Please answer the following questions and hand in as your prelab for Lab 3.

1. List two things you can learn from a peripheral’s functional description in the peripheral reference manual?
2. What is the title of the first sub-section in the functional description of timers 2 and 3?
 - Not mentioned in the lab manual; look it up!
3. What is the purpose of the Prescaler (PSC) register?
4. What is the purpose of the Auto-Reload (ARR) register?
5. What is the purpose of the Capture/Compare (CCR_x) register while the timer is operating in Output Compare mode?
6. What does the duty-cycle of a PWM signal represent?
7. What is the purpose of the Alternate Function mode for a GPIO pin?
8. In what document can you find the documentation for what GPIO pins have which alternate functions?

3.2.1 SysTick vs Peripheral Timers

Because the SysTick peripheral has a very simple purpose—generate periodic interrupts—it doesn't offer any features that make it useful for more complicated tasks.

In contrast, other peripheral timers within the STM32F0 are very useful in various tasks the user application requires; they are therefore relatively complicated devices with a large variety of features. Figure 3.1 shows the block diagram for general-purpose timers 2 & 3 in the STM32F072.

The three main features that peripheral timers offer over simpler devices such as the SysTick are:

1. **Selectable and Prescalable Clock Sources** – Many peripheral timers can choose between multiple sources to use for their clock signal and can divide the input frequency by arbitrary integer values.
2. **Generate Interrupts at Multiple Conditions** – Many peripheral timers can generate interrupts at arbitrary counter values.
3. **Directly Modify GPIO Pins** – Many peripheral timers can directly set or capture GPIO pin states to measure or generate digital signals.

3.2.2 Timers in the STM32F072

Figure 3.2 shows the timers available in the specific chip used in the labs. When deciding on a timer to use for an application, it is helpful to understand their capabilities and limits to determine their suitability for the task. A brief breakdown of the information in figure 3.2 is as follows:

- **Timer Type** – The STM32F0 has multiple classes of timers; these serve as indicators of the appropriate uses for the peripheral. An advanced control timer offers additional and more complex operating modes than a general-purpose one.
- **Timer** – These abbreviated names identify the timers in the documentation; they are also the defined names for the timer structures in the supporting peripheral header files.
- **Counter Resolution** – This indicates the size of the hardware counter within the timer; e.g., a 16-bit timer can only count to 2^{16} values before overflowing and wrapping back to zero.
- **Counter Type** – Typically the hardware counter in a timer counts upwards with each clock cycle; however, more advanced timers also can count downwards from a value or to change direction whenever reaching the limit values automatically.
- **Prescaler Factor** – The prescale factor allows the timer to pre-divide the input clock to a slower frequency; the timers within the STM32F0 have the ability to divide the input clock by arbitrary integer factors between 1 and 2^{16} .
- **DMA Request Generation** – Many peripherals have the ability to move data between peripheral registers and system memory without using the processor in a process known as Direct Memory Access (DMA).
- **Capture/Compare Channels** – Most timers have the ability to modify GPIO pins without using the GPIO peripheral; the capture/compare system in a timer generates and measures digital signals on an external pin.
- **Complementary Outputs** – The capture/compare circuitry in some timers can generate complementary or opposing outputs on two GPIO pins.

The diagram illustrates the internal architecture of the TIMx peripheral. At the top, the internal clock (CK_INT) and TIMxCLK from RCC are shown. The main input is TIMx_ETR, which goes through a polarity selection and edge detector & prescaler to produce ETRP. ETRP is filtered to produce ETRF, which is sent to the Trigger controller and the Capture/Compare 4 register. The Trigger controller also receives TRG0 from other timers and DAC/ADC. The Slave controller mode receives Reset, enable, up, count signals. The Encoder interface receives TI1FP1 and TI2FP2 signals. The main counter is the CNT counter, which is loaded from the Auto-reload register (U) and can be stopped, cleared, or up/down counted (U). The counter is divided by the CK_PSC prescaler to produce CK_CNT. The counter is also divided by the IC1PS, IC2PS, IC3PS, and IC4PS prescalers to produce the IC1, IC2, IC3, and IC4 signals. The counter is also divided by the CC1I, CC2I, CC3I, and CC4I prescalers to produce the CC1I, CC2I, CC3I, and CC4I signals. The counter is also divided by the OC1REF, OC2REF, OC3REF, and OC4REF prescalers to produce the OC1REF, OC2REF, OC3REF, and OC4REF signals. The counter is also divided by the OC1, OC2, OC3, and OC4 signals to produce the TIMx_CH1, TIMx_CH2, TIMx_CH3, and TIMx_CH4 signals. The counter is also divided by the OC1REF, OC2REF, OC3REF, and OC4REF signals to produce the TIMx_CH1, TIMx_CH2, TIMx_CH3, and TIMx_CH4 signals. The counter is also divided by the OC1, OC2, OC3, and OC4 signals to produce the TIMx_CH1, TIMx_CH2, TIMx_CH3, and TIMx_CH4 signals.

Notes:

- Reg: Preload registers transferred to active registers on U event according to control bit
- ↘: Event
- ↗: Interrupt & DMA output

MS19673V1

Figure 3.1: Block diagram of timers 2 & 3

Table 7. Timer feature comparison

| Timer type | Timer | Counter resolution | Counter type | Prescaler factor | DMA request generation | Capture/compare channels | Complementary outputs |
|------------------|----------------|--------------------|-------------------|-------------------------|------------------------|--------------------------|-----------------------|
| Advanced control | TIM1 | 16-bit | Up, down, up/down | integer from 1 to 65536 | Yes | 4 | 3 |
| General purpose | TIM2 | 32-bit | Up, down, up/down | integer from 1 to 65536 | Yes | 4 | - |
| | TIM3 | 16-bit | Up, down, up/down | integer from 1 to 65536 | Yes | 4 | - |
| | TIM14 | 16-bit | Up | integer from 1 to 65536 | No | 1 | - |
| | TIM15 | 16-bit | Up | integer from 1 to 65536 | Yes | 2 | 1 |
| | TIM16 TIM17 | 16-bit | Up | integer from 1 to 65536 | Yes | 1 | 1 |
| Basic | TIM6 TIM7 | 16-bit | Up | integer from 1 to 65536 | Yes | - | - |

Figure 3.2: STM32F072RB hardware timers

3.3 Using the Timer Documentation

At this point, the peripherals used in the labs are reaching the level of complexity that the lab manual won't provide enough information to complete the lab assignments without the datasheets and manuals. Instead, the lab manuals will attempt to provide an overview of the different modes of operation and their relevant registers within the peripheral; you will need to supplement that information with information within the datasheets.

Figure 3.2 displays the set of available timers and indicated their characteristics. For the remainder of this lab manual, we will focus on the documentation materials for TIM2 & TIM3.

Timers 2 & 3 are the moderately-advanced versions of the general purpose timers in the STM32F0. Although not as complex as the advanced control timer 1, they feature additional modes and more output channels. All the timers in the STM32F0 have a nearly identical interface, so reading through the documentation of the more complex peripherals should make interfacing with one of the simpler devices easier.

Organization of Peripheral Documentation

Each section of the peripheral reference manual follows a similar organization regardless of the peripheral which it discusses; they begin with a brief introduction of the purpose and features of the peripheral, followed by a block diagram showing the basic architectural design of the hardware.

The section titled *Functional Description* is the most helpful piece of material used when figuring out a new peripheral; the functional description of a peripheral provides the following information:

- Explanation of the purpose of each operating mode
- Basic theory of operation
- Relevant registers and configuration options
- Summarized configuration information

- Typically the summary provides generic steps for peripheral configuration.
- These provide a foundation when searching the register documentation for additional details.
- Summary of the output data produced
 - Indicates where data is written for application use.
 - Typically includes figures and graphs depicting peripheral operation.

After the functional description, the reference manual documents each of the peripheral's registers in detail. Assuming that you have read and understand the information within the functional description section, you will spend the majority of your time using the register maps and bit descriptions to configure the peripheral into the desired behavior.

3.4 Using Timers to Generate Interrupts and Events

One of the most basic uses of a timer is to generate periodic interrupts. Unlike the SysTick timer which is typically configured once to a specific base unit of time, the peripheral timers are available to use with arbitrary and varying timing periods. Because their input prescaler can divide the input clock by arbitrary integer values, it becomes possible to generate very long timer periods or match strange timing requirements that aren't multiples of the system clock. Section 18.3 *TIM2 and TIM3 Functional Description* of the peripheral reference manual documents the following sections in greater detail.

Three registers form the core operations of a timer peripheral.

Timer Counter Register (CNT)

The CNT register holds the current value of the counter in the timer. Its size depends on the counter resolution (16/32-bit) indicated in the timer's documentation. Although this register automatically updates as the timer operates it is possible to read and edit its value manually. Reading from or writing to the value of the CNT register is a useful method of counting time or modifying the timer's operation.

Timer Prescaler Register (PSC)

The PSC register divides the input clock frequency to the timer. Its value is 0-indexed, meaning that a value of 0 in the PSC register divides the clock source by 1 (no frequency scaling); likewise, a value of 1 in the PSC register divides the clock source by 2 and causes the timer to count at half the clock frequency. The PSC can divide the input clock by any integer value that fits in its 16-bit width.

Timer Auto-Reload Register (ARR)

Although a timer has a physical hardware size to its counter register, you may set a lower top limit; the value in the ARR register is the trigger point at which the timer resets and begins to count a new period. The actual behavior of the timer depends upon its counting mode. We will discuss this more in a later section.

3.4.1 Basic Timer Operation

A timer operates under three different counting modes: up, down, and center-aligned (up/down). Figure 3.3 shows a graphical representation of each of the counting modes.

- **Upcounting Mode** – Starting at 0, the timer counts upwards to the auto-reload value in the ARR register, after which the counter resets back to 0 and begins counting anew.




Figure 3.3: Timer counting modes and update interrupts

- **Downcounting Mode** – The timer starts at the auto-reload value and counts downwards until reaching 0; it resets back to the ARR value when it reaches 0.
- **Center-aligned Mode (up/down counting)** – The timer starts by counting upward from 0 until it reaches the auto-reload value, at which point the counting direction reverses and counts downwards towards zero. The process repeats again by counting upward.

Basic Timer Interrupts

Regardless of the counting mode, an *Update Event* (UEV) signals when the timer reaches a limit and resets to a new value. Additionally, center-aligned counters can trigger update events whenever the timer changes to a specific direction.

The UEV is one possible interrupt source in a peripheral timer; typically this source generates periodic interrupts, but with a very flexible and potentially long duration period.

Configuring Basic Timer Settings

In addition to the three main timer registers, we have four control registers to set timer parameters; these enable the timer, set the counting direction, enable the UEV interrupt, and clear the pending interrupt flag in a handler.

- **Control Registers 1 & 2 (CR1 & CR2)** – These hold the primary configuration options of the timer; for example, before the timer can operate we must enable it using the *Counter Enable* (CEN) bit.
- **DMA/Interrupt Enable Register (DIER)** – Controls the possible interrupt sources in the timer.

- **Status Register (SR)** – Contains pending flags that interrupt handlers must clear.

3.4.2 Selecting Timer Frequency and Interrupt Period

The peripheral timers in the STM32F0 may use a several different sources for their clock input.

- **Internal Peripheral Clock** – This is the most common clock source and is determined by the clock distribution system. In our toolchain, the STMCubeMX program sets this frequency to 8Mhz by default.
- **External Clock Pin** – Many timers have the ability to use an external clock source provided by an input pin; this source may have a unique frequency or higher accuracy than the processor clock.
- **Internal Trigger Inputs** – Some peripherals can generate trigger events that are visible throughout the device; this mode can chain timers together or count events produced by other types of peripherals.

Using the Prescaler

The primary purpose of the timer prescaler is to determine the base unit of time that a single “tick” represents. Consider a timer operating at 8Mhz: the period between each update of the timer’s value would be one-eighth of a micro-second, or 125ns. While you could use this unit of time as a basis for counting longer periods, it may not be convenient.

The prescaler allows us to convert the input clock frequency into more practical units. For example, if we wanted to count something with a duration in milliseconds, the prescaler could divide the input 8 Mhz clock by a factor of 8000, resulting in a base unit of 1 ms between each timer count.

Within the timer hardware, the value of the prescaler register (PSC) is 0-indexed, meaning that the value written to the PSC register should always be one less than the desired prescaler value; consequently, the default value of 0 in the PSC register divides by 1, performing no frequency division.

Calculating Register Values

Using both the prescaler and auto-reload register makes configuring a timer to a specific period trivial. First, determine the unit of time of your desired period, and use the prescaler to convert the timer’s base unit to either the same or a convenient multiple/divisor. Then use the auto-reload register to count the desired number of time units to make the target period.

If you attempt to generate a very long period, you may have to use larger or more granular base units because the hardware size of the timer may be insufficient to attain the counter value; in many cases, however, we may use small prescaler values to achieve finer resolution when counting. The following equations may be helpful when selecting prescaler and auto-reload values from a target period or frequency:

$$T_{TARGET} = \frac{(PSC - 1)}{f_{CLK}} * ARR$$

$$f_{TARGET} = \frac{f_{CLK}}{(PSC - 1) * ARR}$$

$$PSC = \frac{f_{CLK}}{ARR * f_{TARGET}} - 1$$

$$ARR = \frac{f_{CLK}}{(PSC + 1) * f_{TARGET}}$$

■ **Example 3.1 — Calculating ARR and PSC Values.** For this example, we will set a timer to produce an interrupt at 20Hz assuming that the timer’s input clock is 8Mhz.

A target frequency of 20Hz results in a 50ms period; we then divide the 8Mhz clock by 8000 to reduce our timer's frequency to 1kHz. Counting at 1 kHz gives us 1 ms per timer count, so we need 50 counts to reach our target period. We can achieve our timing scheme by setting the PSC to 7999, the ARR to 50, and enabling the UEV interrupt in the control registers. ■

3.1 — Using Timer Interrupts. In this exercise, you'll set up a timer such that the update event (UEV) triggers an interrupt at a specific period. Timer peripherals allow for greater flexibility in choosing an interrupt period over manually counting in the SysTick handler. To complete this exercise, carefully review the control register maps in the peripheral reference manual to determine the proper option bits to set and reset.

1. Enable the timer 2 peripheral (TIM2) in the RCC.
 - This lab will use timers 2 and 3; while all of the timer peripherals can produce interrupts, their configuration registers often have slight differences.
2. Configure the timer to trigger an update event (UEV) at 4 Hz.
 - **The default processor frequency of the STM32F072 is 8 MHz. Use this value when calculating the timer parameters.**
 - A typical approach is to set the timer's base frequency and the target period into the same units.
 - See example 3.1, and use the prescaler (PSC) register.
 - Once the timer and target period are in similar units, set the auto reload register (ARR) to count the number of units to reach the target.
 - Pay attention to the size (in bits) of the timer. For example, a 16-bit timer can only count up to 65535. If your target ARR is outside of that range, you'll need to adjust the prescaler (change units) to scale the ARR appropriately.
3. Configure the timer to generate an interrupt on the UEV event.
 - Use the DMA/Interrupt Enable Register (DIER) to enable the update interrupt.
4. Configure and enable/start the timer
 - Although the RCC enabled the timer's clock source, the timer has its own enable/start bit in the control registers.
 - Note that you should not enable a timer until you've finished setting all the basic parameters and options. This is different than the RCC enable, which you should always enable first!)
5. Set up the timer's interrupt handler, and enable in the NVIC.
 - The timer will only have a single generic interrupt reserved in the vector table (not a specific interrupt about the UEV).
 - Look for an interrupt containing the name of the timer you are using.
6. Toggle between the green (PC8) and orange (PC9) LEDs in the interrupt handler.
 - Remember to initialize the LED GPIO pins in your main function.
 - To get the alternating flash pattern, set one of the LEDs active in the GPIO initialization.
 - Don't forget to clear the pending flag for the update interrupt in the status register.

7. Compile and load the application onto the Discovery board.

3.5 Using Timers to Generate or Measure Signals

The basic operation modes of a timer allow for a very flexible method of generating interrupts by modifying the timer's frequency and top value. However, the timers in the STM32F0 are also capable of generating and measuring physical waveforms by directly interfacing with GPIO pins; these features are possible with the Capture/Compare Unit in the timer.

The timer has two additional registers capture/compare mode; figure 3.2 indicated how many capture/compare channels are available within each timer. Each capture/compare channel functions independently, but they share identical interfaces within the timer.

- **Capture/Compare Registers (CCR_x)** – This register holds capture/compare data; its specific use depends on the selected mode.
- **Capture/Compare Mode Registers (CCMR_x)** – Selects between capture and compare modes, and configures their operation.
- **Capture/Compare Enable Register (CCER)** – Enables/disables the capture/compare channel outputs.

The three basic modes for the capture/compare channels are input capture mode, output compare mode, and pulse-width modulation (PWM) mode. Although these modes are primarily for interfacing with their associated GPIO pins, they can generate interrupts on their respective trigger conditions.

3.5.1 Input Capture Mode

Input capture mode latches the current value of the timer's counter into the appropriate CCR_x register whenever its connected GPIO pin state changes; this mode allows very accurate measurements of elapsed time between changes on that pin.

Similar to the EXTI, the input capture hardware can trigger on either the rising or falling edges of a signal; the input capture system, however, has a configurable digital filter to remove glitches and other noise from the signal. The primary purpose of the input capture mode is to measure precise timing-based signals such as those from a single-wire serial bus or a motor encoder.

3.5.2 Output Compare Mode

The output compare mode modifies the output of a GPIO pin whenever the timer's counter matches the value stored in the CCR_x register. Depending on the configuration, an output compare channel can set, clear, or toggle its pin on a counter match.

The output compare mode can create arbitrary digital waveforms on the output; generally the ARR register is set to provide a constant period to the timer, and the user's application produces the desired output by modifying the CCR_x register while the timer is running. Figure 3.4 shows an up-counting timer toggling an output compare pin on every match of the CCR_x register.

3.5.3 Pulse-Width Modulation (PWM) Mode

The pulse-width modulation mode of the capture/compare system is a more advanced form of output compare; although pulse-width modulation (PWM) is ultimately a simple concept, it can be confusing at first.

Output Compare




Figure 3.4: Output Compare mode with pin toggle on compare match.

About Pulse-Width Modulation

PWM is a method of approximating an analog signal using only digital hardware; it operates by using a high-frequency rectangular-wave signal where every period is a ratio of on and off time, known as the *duty-cycle*, and represents an analog voltage ranging between the low and high voltages of the digital signal.

For example, a period of the rectangular wave with a 50% duty cycle would spend half the period at the high (on) output voltage and the other half at the low (off). A period with 0% duty cycle remains low for the entire duration, and one with a 100% duty cycle remains high. Let's see how the duty cycle of a PWM signal represents an analog voltage by considering the average voltage of the digital signal over the entire period. A digital waveform that was high (on) for half of the cycle and low (off) for the other half would average to one-half of the original voltage.

Naturally, the concept of PWM does not make sense at low frequencies; it would just appear as a series of pulses; at high frequencies, however, many physical systems cannot respond quickly enough to shut-off or turn-on with each output transition. This is the basis of a mechanical and electrical low-pass filter which averages or smooths out the high-frequency transitions of the PWM signal into an approximated analog voltage.

PWM has a wide range of uses; some common implementations are in audio, light dimming, and motor speed control. Figure 3.5 shows how a digital PWM signal approximates an analog sine-wave.

Operation of Capture/Compare PWM Mode

The PWM mode operates almost exactly as the output compare mode of the timer; the difference is that the output pin state also changes whenever the timer counter resets to begin a new period. There are different modes of PWM that the capture/compare system can generate: figure 3.6 demonstrates one of the possible PWM modes. In the mode from figure 3.6, the output pin begins the PWM period at a low state and goes high once the timer's counter matches the CCRx register; this output resets to low again when the next period starts. The location of the CCRx value relative to the ARR register value determines the overall ratio of on/off (duty cycle).


Edge-Aligned PWM

Figure 3.5: PWM approximation of an analog sine-wave.

The important thing to note about PWM is that the signal has both a duty-cycle *and* frequency: the timer's frequency and the ARR register determine the frequency of the PWM, and the ratio of the CCRx and ARR registers sets the duty cycle. The frequency of the PWM signal generally is irrelevant to the approximated analog voltage, but it must remain sufficiently high so that the physical system can't directly respond to the transitions in a PWM period.

3.2 — Configuring Timer Channels to PWM Mode. This exercise sets up a PWM output to dim the LEDs on the Discovery board: changing the waveform's duty cycle controls the apparent brightness of the LED. For this exercise you will be using capture/compare channels 1 & 2 of timer 3.

1. Enable the timer 3 peripheral (TIM3) in the RCC.
2. The timer's update period determines the period of the PWM signal; configure the timer to a UEV period related to 800 Hz ($T = 1/f$).
 - Follow the previous exercise as a template, but do not enable/start the timer.
 - Set the prescaler to a reasonable range of counter values between zero and the top limit; otherwise your timer will be too granular to be able to make fine adjustments to the duty-cycle of the PWM.
 - Do not enable the update interrupt or set up the handler: we will not be using interrupts for this part.
3. Use the Capture/Compare Mode Register 1 (CCMR1) register to configure the output channels to PWM mode.
 - (a) The CCMR1 register configures channels 1 & 2, and the CCMR2 register for channels 3 & 4.
 - (b) Examine the bit definitions for the CC1S[1:0] and CC2S[1:0] bit fields; ensure that you set the channels to output.

- (c) Examine the bit definitions for the OC1M[2:0] bit field; set output channel 1 to *PWM Mode 2*.
 - (d) Use the OC1M[2:0] bit field to set channel 2 to *PWM Mode 1*.
 - The OC2M bits operate identically to the OC1M and so have the same documentation.
 - You will see the difference between the different PWM modes in a later exercise.
 - (e) Enable the output compare preload for both channels.
4. Set the output enable bits for channels 1 & 2 in the CCER register.
 5. Set the capture/compare registers (CCRx) for both channels to 20% of your ARR value.

The previous sections mention that the frequency of a PWM signal isn't nearly as important as the duty-cycle, provided that the frequency is high enough; this is true for dimming LEDs, although the lower-limit isn't how fast the LED can respond to the electrical signal, but how fast the human eye can distinguish separate blinks.

When both the light and viewer are stationary, the human eye has difficulty seeing the blinking transitions past 70 Hz; many people, however, may see noticeable flicker in moving lights even above 500 Hz. You'll therefore be using 800 Hz as the base frequency for the PWM.

3.6 Configuring GPIO pins to Alternate Function Mode

If each GPIO peripheral controls the output state of its pins in normal operating conditions, how does another peripheral such as a timer modify a pin's state? The answer lies within one of the four available pin modes in the GPIO MODER register. In the first lab we used the Input and Output modes of a GPIO pin; two others are available that we haven't yet discussed: these are the Analog and Alternate Function modes. Allowing a pin to connect directly to internal peripherals of the STM32F0 is the purpose of the alternate function mode.

Edge-Aligned PWM




Figure 3.6: Edge-aligned PWM mode and output pin state.

Unlike the EXTI which has the SYSCFG multiplexers, peripherals such as the timers do not have access to arbitrary pins; instead, the peripheral's internal signals have hardwire connections to only a handful of pins scattered around the chip.

The GPIO alternate function system affords the user different options when selecting pins for a peripheral. Due to the large number of possible peripheral signals in relation to the number of pins, many pins have multiple alternate functions that they connect across multiple peripherals. Although a pin may have multiple functions, it may only control on at a time. Using many peripherals may require carefully planning which pins to use to ensure that all of them can reach one of their limited output pins.

3.6.1 Finding Available Pins on a Device Package

Alternate function assignments are specific to the STM32F0 device used. This means that the information on pin alternate functions is found within the device datasheet and not the peripheral reference manual.

Open the STM32F072xB datasheet and navigate to Section 4 *Pinouts and Pin Descriptions*. This section provides documentation on all of the chip packages available for the device. It also provides tables with pinout details, including alternate functions.

Navigate past the package maps until you find Table 13 *STM32F072x8/xB pin definitions*. This table provides pin number to pin name mappings, pin characteristics and limitations, and available alternate functions. Figure 3.7 shows an annotated portion of table 13.

Physical Pin Numbering

Beginning from the left-side of the table, the first set of column headers list the different packages available for the chip. These columns provide the physical pin numbering of the chip for that specific package. The STM32F072xB on the Discovery board we are using has a 64-pin low-quad-flat-pack (LQFP64) chip package; this column has been highlighted in orange. Notice that the lowest two rows do not have a number and are highlighted in red, this indicates that the specific pin on that row does not physically exist in the given package.



When selecting pins, make sure they exist physically on the device package you are using! All GPIO outputs exist on the silicon die of the STM32F0. However, there aren't enough pins available on every type of chip packaging, and they are not all wired out.

Pin Name and Characteristics

The next column titled "Pin Name" (highlighted in green) gives the conventional pin name which indicates the specific GPIO port and location within the peripheral registers. When designing a hardware circuit around an STM32F0 device the information in this table is required to map pin names used in software to physical pin numbers on the chip.

The next three columns give information about the input/output circuitry driving the pin. The definitions of the acronyms used are listed in Table 12.

Alternate and Additional Functions

The "Alternate Functions" column (highlighted in blue) lists the various peripheral signals available for the pin. Once configured into alternate function mode the GPIO peripheral connects one of these signals. The specific function connected is selected by the GPIO Alternate Function Registers (AFR).

The "Additional Functions" column lists pin capabilities while in analog mode. These are discussed in a later lab which introduces the analog peripherals of the STM32F0.

Table 13. STM32F072x8/xB pin definitions

| Pin numbers | | | | | | Pin name (function upon reset) | Pin type | I/O structure | Notes | Pin functions | |
|-------------|---------|---------|--------|-----------------|---------|--------------------------------------|-------------|---------------|-------|--|-------------------------|
| UFPGA100 | LQFP100 | UFPGA64 | LQFP64 | LQFP48/UFQFPN48 | WLCSP49 | | | | | Alternate functions | Additional functions |
| K5 | 33 | H5 | 24 | - | - | PC4 | I/O | TTa | - | EVENTOUT, USART3_TX | ADC_IN14 |
| L5 | 34 | H6 | 25 | - | - | PC5 | I/O | TTa | - | TSC_G3_IO1, USART3_RX | ADC_IN15, WKUP5 |
| M5 | 35 | F5 | 26 | 18 | G5 | PB0 | I/O | TTa | - | TIM3_CH3, TIM1_CH2N, TSC_G3_IO2, EVENTOUT, USART3_CK | ADC_IN8 |
| M6 | 36 | G5 | 27 | 19 | G4 | PB1 | I/O | TTa | - | TIM3_CH4, USART3_RTS, TIM14_CH1, TIM1_CH3N, TSC_G3_IO3 | ADC_IN9 |
| L6 | 37 | G6 | 28 | 20 | G3 | PB2 | I/O | FT | - | TSC_G3_IO4 | - |
| M7 | 38 | - | - | - | - | PE7 | I/O | FT | - | TIM1_ETR | - |
| L7 | 39 | - | - | - | - | PE8 | I/O | FT | - | TIM1_CH1N | - |

Figure 3.7: Subset of table 13 - STM32F072x8/xB Datasheet

■ **Example 3.2 — Finding Pins With an Alternate Function.** This example demonstrates selecting a pin which connects to the fourth capture/compare channel of timer 3.

Begin by browsing through the alternate functions column in Table 13 until you find a signal titled “TIM3_CH4.” The names of alternate functions always begin with an abbreviation of their peripheral, followed by a short designator which is indicated somewhere in the functional description. Figure 3.7 shows one of the possible pin choices with the desired function circled in blue. Examining the pin information across the row we can see that this pin belongs to GPIOB (circled in green) and is the 27th physical pin on the LQFP64 package used on the Discovery board (circled in orange).

■

3.6.2 Selecting an Alternate Function

Because a pin can only be connected to a single alternate function at a time, the GPIO peripherals have control registers dedicated to selecting between the possibilities. These are the *Alternate Function High Register* (AFRH) and the *Alternate Function Low Register* (AFRL).

Within these registers are regions of bits that select alternate functions by their alternate function number for the pin. These function numbers are documented in Tables 14-19 of the *Pinouts and Pin Descriptions* section in the device datasheet.

■ **Example 3.3 — Determining an Alternate Function’s Number.** Figure 3.8 shows a portion of Table 15 in the pinouts and pin descriptions section of the device datasheet. This table lists the alternate functions for the GPIOB pins of the device. Continuing from the previous example, we can begin by finding the row representing PB1, the pin chosen with the TIM3_CH4 function found in Table 13.

Table 15. Alternate functions selected through GPIOB_AFR registers for port B

| Pin name | AF0 | AF1 | AF2 | AF3 | AF4 | AF5 |
|----------|---------------------|----------|------------|------------|------------|------------|
| PB0 | EVENTOUT | TIM3_CH3 | TIM1_CH2N | TSC_G3_IO2 | USART3_CK | - |
| PB1 | TIM14_CH1 | TIM3_CH4 | TIM1_CH3N | TSC_G3_IO3 | USART3_RTS | - |
| PB2 | - | - | - | TSC_G3_IO4 | - | - |
| PB3 | SPI1_SCK, I2S1_CK | EVENTOUT | TIM2_CH2 | TSC_G5_IO1 | - | - |
| PB4 | SPI1_MISO, I2S1_MCK | TIM3_CH1 | EVENTOUT | TSC_G5_IO2 | - | TIM17_BKIN |
| PB5 | SPI1_MOSI, I2S1_SD | TIM3_CH2 | TIM16_BKIN | I2C1_SMBA | - | - |
| PB6 | USART1_TX | I2C1_SCL | TIM16_CH1N | TSC_G5_IO3 | - | - |
| PB7 | USART1_RX | I2C1_SDA | TIM17_CH1N | TSC_G5_IO4 | USART4_CTS | - |

Figure 3.8: Subset of table 15 - STM32F072x8/xB Datasheet

Looking across the columns of the PB1 row lists the same alternate functions listed in Table 13. The difference in this table is that the column header's indicate an alternate function number. Finding the TIM3_CH4 (circled in blue), we can look up to the column header and see the alternate function number is "AF1." (circled in red)

By programming the bit pattern for AF1 into the bit region representing PB1 in the GPIOB alternate function registers we can select the capture/compare channel 4 of timer 3 to output on that pin. You will need to read the register map for the GPIO AFRH & AFRL registers, as well as check the peripheral header files to see how the GPIO structure defines them. ■

3.7 Lab Assignment

3.3 — Configuring Pin Alternate Functions. All four of the LEDs on the Discovery board connect to timer capture/compare channels. This enables us to control their apparent brightness using PWM. In the previous exercise you used two of the LEDs in timer 2's interrupt. For this portion of the lab, you'll use the remaining two.

- Look up the alternate functions of the red (PC6) and blue (PC7) LEDs by following examples 3.2 and 3.3.
 - Alternate functions that connect to the capture/compare channels of timers have the form: "TIMx_CHy".
- Configure the LED pins to alternate function mode, and select the appropriate function number in alternate function registers.
 - Alternate function numbers for each pin are listed in table 15 of the device datasheet.
 - The alternate function registers are defined as an array in *stm32f0xb.h*. You'll need to check the register map in the peripheral manual to determine what alternate function register to modify for the pins you are using.
- Although we configured the matching capture/compare channels first in this lab, typically you choose pins first and then work with the timer channels available.
- Compile and load your application onto the Discovery board.

3.1 Please show the TA that your red and blue LEDs dim and brighten according to the duty cycle. Make sure that your passoff gets recorded on the passoff spreadsheet! ■

3.4 — Measuring PWM Output. In exercise 3.2 you configured channel 1 to *PWM mode 2* and channel 2 to *PWM mode 1*. In this exercise you will be exploring the difference between the two modes and the effect of the CCRx register on the output duty cycle.

1. Connect the Saleae logic analyzer to pins PC6 and PC7, and start a capture with the PWM running.
2. Considering that both channels have their CCRx values set to 20% of the ARR, what is the difference between the two PWM modes?
3. Experiment with a variety of CCRx values for both channels.
 - What does increasing the CCRx value do for each PWM mode?
 - The maximum value that can be used in the CCRx register is the ARR value. What is the relationship between PWM duty cycle and the CCRx, ARR registers?

3.2 Please show the TA your logic analyzer output and effect of the duty cycle on your PWM waveform. Make sure that your passoff gets recorded on the passoff spreadsheet! ■

3.8 Postlab Questions

3.2 — Postlab 3. Please answer the following questions and hand in as your postlab for Lab 3.

1. Using a timer clock source of 8 MHz, calculate PSC and ARR values to get a 60 Hz interrupt.
 - This is tricky because 60 Hz can't be achieved exactly. You will have to think about the process and try to minimize the error. Many combinations of PSC and ARR values work—not just one!.
2. Look through the Table 13 "STM32F072x8/xB pin definitions" in the chip datasheet and list all pins that can have the timer 3 capture/compare channel 1 alternate function.
 - If the pin is included on the LQFP64 package that we are using, list the alternate function number that you would use to select it.
3. List your measured value of the timer UEV interrupt period from first experiment.
4. Describe what happened to the measured duty-cycle as the CCRx value increased in PWM mode 1.
5. Describe what happened to the measured duty-cycle as the CCRx value increased in PWM mode 2.
6. Include a logic analyzer screenshot of one PWM capture (doesn't matter which).
7. What PWM mode is shown in figure 4.6 of the lab manual (PWM mode 1 or 2)?