#10 CS 3340.004 4229 4×1024 = 1.03, tag=1 TLB: miss, Page table: valid 6:t=0, page fault, page num= 28 2447 - 0.597, tag= 0 TLB: miss, Page Talbe: valid 67=0, page Pault, page # 56 10756 4091 2.63, tag= 2 TLB=Hit, 35557 4096 = 8.68, tag = 8 TLB = miss, Page table: vold 6.7 = 0, page foult, page #= 112 44530 4096 = 10.87, tage 10 TLB = miss, Page table: valid 6tz 1, page num = 3 12068 - 2.94, tag = 2 TLB = HJ 42925 4096 = 10.47, tag=10 TLB = H.F 10756 = 2.62, tag=2 TLB = HiL

35557 4096 = 8,68, tag = 8 TLB = Hit

| Page Valid | Table | |
|---------------|---------------|--|
| valid | Page Nom | - 1 |
| 1 . | 56 28 5 | |
| 1 | 28 | - |
| } | 5 | To the second |
| l | 6 | - |
| 1 | 9 | ł |
| 1 | 11. | Ì |
| | Disk | - |
| 0 | 4 | The state of the s |
| 15 | 112 | 1 |
| 6 | Dist | |
| 1 | 3 | |
| (| 12 | |
| ١ | 7 | and the same |
| ī | 8 | |
| | | |
| ٥ ٥ | Dsk | |
| U | Disk | |
| Ø | D:sk | |
| 0 | Disk | |
| 1 | 2 | |
| O | Disk | |
| 1 | 10 | |
| 1 | 114 | |
| | | |

TLB

| Carried Street Workshop Control | | | |
|---------------------------------|-----|----------|-----|
| Val. | Tag | Pageldin | LRO |
| 1 | 18 | 1112 | 0 |
| 1 | 2 | 5 / | İ |
| í | 0 | 56 | 2 |
| i J | 10 | 3 / | 3 |

```
Drew fullism DTF180003
C53340.004 (#14)
 CS 3340.004 #16)
   ZNIOLY = 2.06 , tage 2 TLB = HIT
        = 1.19, tage 1 TLB= miss, Page Table, volid 6if = 0, page fault, page # 25
   2048
  2012
        25.25, tages TLB= miss, Page Telle = HIT
  35557
2018 = 17.36, tay217 TLB= miss, Punge Table = whild bf = 0, tage fault, page 14 = 56
  7046 = 21.74, tage 21 TLB = miss, Page Talk = HIT
  12068 = 5.89 , tag = 5 TLB = HIT
 49295
       =20,95, tag = 20 TLB=miss Poge Table = HIT
  W765
```

| 2048 | 5.25, tages | TLB = HIT |
|-------|-----------------|-----------|
| 33557 | =17.36 , tag=17 | TLB = HIT |

| Page | - Table |) |
|-------|---------|---|
| Valid | Page # | |
| 0 | Disk | |
| 1 | 28 | |
| - 1 | 5 | |
| 1 | 6 | |
| ŧ | ٩ | |
| 1 | 11 | |
| 0 | Cisk | |
| 1 | 4 | |
| 0 | Disk | |
| 0 | Disk | |
| l | 3 | |
| l | 12 | |
| 1 | 7 | |
| , | 8 | |
| 0 | Disk | |
| 0 | Dis Ł | |
| 0 | Disk | |
| 1 | 56 | |
| l | 2 | |

| TLI | 3 | | |
|-------|----------------------|--------------------|-----|
| Valid | Tag 17 21 5 | Page # 56 14 11 10 | LRU |

Aew Palliam DTP180003 (27)
(53340.004)

(53340.004)

(6) 10ad - store word = 945ps

ALU = 200ps

branches = 840ps

(430) 0.45 (6) 0.65 (6) Nothing

Drew Pulliam: DTP180003

CS 3340.004

Assignment #6

Question #4

Figure 4.2 in the textbook shows all of the basic components of the MIPS architecture. It

shows a PC counter that is connected to an adder to always add 4 to the program counter. This is

then connected to a multiplexor that will decide whether there was a branch/jump command or

whether it just needs to add 4 to the program counter.

There are also the basic instruction memory, register, and data memory blocks. The PC

determines which instruction to run in instruction memory. This instruction then goes to the

control unit which sets all of the required control lines. A simple example is whether we need to

read or write to data memory. There are two different control lines for either option, and the

control unit will determine which one to set.

The last important piece is the ALU. The ALU inputs are connected to the register block.

One of the inputs is actually connected to a MUX which will allow for commands such as add

immediate. The immediate number is not actually stored in a register and must be used instead

of a register in that case, so the control unit determines which input to use. The ALU output is

then sent to either data memory or back into the register block through use of another MUX.

This is determined by the control unit again.

A structural hazard is when instructions cannot execute because the hardware does not support that specific combination of instructions. An example would be if two separate commands try to use the ALU at the same time. This also works with other parts of hardware such as memory or registers. MIPS solves this problem by having separate data and instruction memories, which would otherwise conflict with later commands.

A data hazard occurs when a command does not have the correct data to execute. This is easily seen by two consecutive add commands. The second add command uses the result of the first as one of the arguments. The second command must wait until the first completely finishes before it can use the result. This ends up wasting multiple pipeline clock cycles.