
EENG 484 – Advanced Digital Design Stopwatch Datapath and Control



	cw[5] 2x1 mux	cw[4] lap register	cw[3] mod 10 reset	cw[2] mod10 count	cw[1:0] timer counter
	0 = mod10	1 = load	1 = reset	1 = count up	11 = load
	1 = register	0 = hold	0 = hold	0 = hold	10 =count up
					01 = not used
					00 = hold
RESET					
STOP					
S2RES					
S2R					
RUN					
R2LR					
R2S					
INC					
LAPRUN					
LR2R					
LR2LS					
LAPINC					
LAPSTOP					
LS2R					
LS2LR					

Complete the VHDL code for the top-level stopwatch component.

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.stopwatch package.all;
entity stopWatch is
 Port ( clk: in STD LOGIC;
           resetn: in STD LOGIC;
           S1, S2: in STD LOGIC;
           tenHex, unitHex, tenthHex:out STD LOGIC VECTOR(6 downto 0));
end stopWatch;
architecture Structure of stopWatch is
       signal cw: STD_LOGIC_VECTOR(CW_VECTOR_LENGTH-1 downto 0);
       signal sw: STD LOGIC VECTOR(SW VECTOR LENGTH-1 downto 0);
       signal tenth : STD LOGIC;
begin
       sw(0) \le tenth;
       sw(1) \le S1;
       sw(2) \le S2;
       dpsw: stopWatch datapath
          port map ( clk => _____
                      resetn => _____,
                      CM =>
                      tenth => ____,
                      tenHex => ____,
unitHex => ____,
tenthHex => ____,
       cusw: stopWatch fsm
          port map( clk =>
                      resetn => _____,
                      CW => ____,
SW => ____);
end Structure;
```