

EENG 484 – Advanced Digital Design Simple Dual Port Ram





```
entity simpleDualPortRamWithCounters is
    PORT ( clk : in STD LOGIC;
             resetn : in STD LOGIC;
             cw: in STD LOGIC VECTOR(2 downto 0));
end simpleDualPortRamWithCounters;
architecture structure of simpleDualPortRamWithCounters is
CONSTANT DATA WORD WIDTH : NATURAL := 5;
begin
    ena \leq cw(2); wea \leq cw(1 downto 1); enb \leq cw(0);
    ramWriteAddr <= writeCounterQ(2 downto 0);</pre>
    bram inst: blk mem gen 0
      PORT MAP (
         clka => clk,
         ena => ena,
        wea => wea,
         addra => ramWriteAddr,
        dina => ramWriteIn,
        clkb => clk,
        enb => enb,
         addrb => ramReadAddr,
         doutb => ramReadOut);
    adderWrite inst: genericAdder
         GENERIC MAP (DATA WORD WIDTH)
         PORT MAP(    a => ramReadOut, b => writeCounterQ(5 downto 1), sum => ramWriteIn);
    writeCounter inst: genericCounter
             GENERIC MAP (6)
             PORT MAP ( clk \Rightarrow clk, resetn \Rightarrow resetn, c \Rightarrow "10", d \Rightarrow (others \Rightarrow '0'),
                          q => writeCounterQ);
    adderRead_inst: genericAdder
         GENERIC MAP (3)
         PORT MAP(     a => readCounterQ, b => "010", sum => ramReadAddr);
    readCounter inst: genericCounter
             GENERIC MAP (3)
             PORT MAP ( clk \Rightarrow clk, resetn \Rightarrow resetn, c \Rightarrow "10", d \Rightarrow (others \Rightarrow '0'),
                          q => readCounterQ);
end structure;
```