
EENG 484 – Advanced Digital Design Stopwatch Control Unit

The control unit has a lot of wait states that allow a (slow) human to interface to the speedy digital circuit. These wait states, wait for the user to release the button. The buttons are active low.



```
-- The following declaration is from the package file
type state_type is (
                         RESET_STATE, S2RESET_STATE, STOP_STATE, S2R_STATE, RUN_STATE,
                         R2LR STATE, R2S STATE, INC STATE, LAPINC STATE, LAPRUN STATE, LR2R STATE,
                         LR2LS STATE, LAPSTOP STATE, LS2R STATE, LS2LR STATE);
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use work.stopWatch package.all;
entity stopWatch fsm is
   PORT ( clk : in STD LOGIC;
           resetn : in STD LOGIC;
           sw: in STD LOGIC VECTOR(
                                        - 1 downto 0);
           cw: out STD_LOGIC_VECTOR (_____
                                                        - 1 downto 0));
end stopWatch fsm;
```

```
architecture Behavioral of stopWatch_fsm is
    signal tenth, S1, S2: STD LOGIC;
    signal state: state_type;
begin
    tenth \leq sw(0);
   S1 \le sw(1);
    S2 \le sw(2);
    state process (clk)
    begin
       if (rising edge(clk)) then
           if (resetn = '0') then
              state <= RESET STATE;</pre>
           else
              case state is
                  when RESET_STATE =>
                     state <= STOP_STATE;</pre>
                  when STOP STATE =>
```