Miniproject 1: CMOS AND Gate

Drew Pang

22 September, 2025

Schematic Capture and Simulation

Inverter




Figure 1: CMOS inverter schematic and symbol

My CMOS inverter was constructed as a classical CMOS inverter using one NMOS and one PMOS transistor. The width and length were set in anticipation of creating minimum size transistors.

NAND Gate




Figure 2: CMOS NAND gate schematic and symbol

I created a CMOS NAND gate using two NMOS and two PMOS transistors. Importantly, the bulk of both NMOS transistors are tied to ground to properly bias the body-source and body-drain diodes.

AND Gate




Figure 3: CMOS AND gate schematic and symbol

Using the inverter and NAND gate, an AND gate can be constructed by inverting the output of the NAND gate.

AND Transient Simulation




Figure 4: CMOS AND gate schematic and symbol

My AND gate was simulated using two square waves with different frequencies. With a 25MHz clock input on A and 12.5MHz clock input on B, the output Y cycles through all possible input combinations. As one would expect, the output is only high when both A and B are high.




Figure 5: CMOS AND gate transient response

Layout Design

Inverter




Figure 6: CMOS inverter layout

The above inverter does not necessarily follow the standard cell format, but instead was made to fit and overlap with a NAND gate to form a compact AND gate. The inverter input is the center polysilicon contact, and the output is the local interconnect on the right.

NAND




Figure 7: NAND gate layout

The above NAND gate follows the move typical standard cell format. The A and B inputs are the polysilcon strips accessible at the bottom, and the output is the local interconnect in the middle.

AND




Figure 8: AND gate layout

An AND gate was constructed using the inverter and NAND layouts. Some sections overlap, such as the polysilicon contact in the middle and the P type substrate diffusion. Metal 1 contacts were placed offset from local interconnect contacts, but will be stacked on top of each other in the future. Like the NAND gate, the A and B inputs are accessible at the bottom, and the output is the local interconnect on the right side.

Layout Versus Schematic

Netcomp reported matches between my schematic and layout. The Netcomp output and log file can be found in appendix A and B respectively.

Appendix A: Netcomp Output

```
Netgen 1.5.300 compiled on Sat Sep 20 09:39:56 PM EDT 2025
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Reading netlist file and.spice
Call to undefined subcircuit sky130_fd_pr__nfet_01v8
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__pfet_01v8
Creating placeholder cell definition.
Reading netlist file and_xschem.spice
Call to undefined subcircuit nand
Creating placeholder cell definition.
Call to undefined subcircuit inverter
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__nfet_01v8
Creating placeholder cell definition.
Call to undefined subcircuit sky130_fd_pr__pfet_01v8
Creating placeholder cell definition.
Reading setup file /usr/local/share/pdk/sky130A/libs.tech/netgen/sky130A_setup.
   \hookrightarrow tcl
Model sky130_fd_pr__nfet_01v8 pin 1 == 3
No property mult found for device sky130_fd_pr__nfet_01v8
No property sa found for device sky130_fd_pr__nfet_01v8
No property sb found for device sky130_fd_pr__nfet_01v8
No property sd found for device sky130_fd_pr__nfet_01v8
No property nf found for device sky130_fd_pr__nfet_01v8
No property nrd found for device sky130_fd_pr__nfet_01v8
No property nrs found for device sky130_fd_pr__nfet_01v8
No property area found for device sky130_fd_pr__nfet_01v8
No property perim found for device sky130_fd_pr__nfet_01v8
No property topography found for device sky130_fd_pr__nfet_01v8
Model sky130_fd_pr__nfet_01v8 pin 1 == 3
No property area found for device sky130_fd_pr__nfet_01v8
No property perim found for device sky130_fd_pr__nfet_01v8
No property topography found for device sky130_fd_pr__nfet_01v8
Model sky130_fd_pr__pfet_01v8 pin 1 == 3
No property mult found for device sky130_fd_pr__pfet_01v8
No property sa found for device sky130_fd_pr__pfet_01v8
No property sb found for device sky130_fd_pr__pfet_01v8
No property sd found for device sky130_fd_pr__pfet_01v8
No property nf found for device sky130_fd_pr__pfet_01v8
No property nrd found for device sky130_fd_pr__pfet_01v8
No property nrs found for device sky130_fd_pr__pfet_01v8
No property area found for device sky130_fd_pr__pfet_01v8
No property perim found for device sky130_fd_pr__pfet_01v8
```

```
No property topography found for device sky130_fd_pr__pfet_01v8
Model sky130_fd_pr_pfet_01v8 pin 1 == 3
No property area found for device sky130_fd_pr__pfet_01v8
No property perim found for device sky130_fd_pr__pfet_01v8
No property topography found for device sky130_fd_pr__pfet_01v8
Comparison output logged to file comp.out
Logging to file "comp.out" enabled
Circuit sky130_fd_pr__nfet_01v8 contains no devices.
Circuit sky130_fd_pr__pfet_01v8 contains no devices.
Contents of circuit 1: Circuit: 'inverter'
Circuit inverter contains 2 device instances.
 Class: sky130_fd_pr__nfet_01v8 instances: 1
 Class: sky130_fd_pr__pfet_01v8 instances: 1
Circuit contains 4 nets.
Contents of circuit 2: Circuit: 'inverter'
Circuit inverter contains 2 device instances.
 Class: sky130_fd_pr__nfet_01v8 instances: 1
 Class: sky130_fd_pr__pfet_01v8 instances: 1
Circuit contains 4 nets.
Circuit 1 contains 2 devices, Circuit 2 contains 2 devices.
Circuit 1 contains 4 nets, Circuit 2 contains 4 nets.
Contents of circuit 1: Circuit: 'nand'
Circuit nand contains 4 device instances.
 Class: sky130_fd_pr__nfet_01v8 instances: 2
 Class: sky130_fd_pr__pfet_01v8 instances: 2
Circuit contains 6 nets.
Contents of circuit 2: Circuit: 'nand'
Circuit nand contains 4 device instances.
 Class: sky130_fd_pr__nfet_01v8 instances: 2
 Class: sky130_fd_pr__pfet_01v8 instances: 2
Circuit contains 6 nets.
Circuit 1 contains 4 devices, Circuit 2 contains 4 devices.
Circuit 1 contains 6 nets, Circuit 2 contains 6 nets.
Contents of circuit 1: Circuit: 'and.spice'
Circuit and.spice contains 2 device instances.
 Class: nand instances: 1
 Class: inverter instances: 1
Circuit contains 6 nets.
Contents of circuit 2: Circuit: 'and_xschem.spice'
Circuit and_xschem.spice contains 2 device instances.
 Class: nand instances: 1
```

Class: inverter instances: 1 Circuit contains 6 nets.

Circuit 1 contains 2 devices, Circuit 2 contains 2 devices. Circuit 1 contains 6 nets, Circuit 2 contains 6 nets.

Final result:

Circuits match uniquely.

•

Logging to file "comp.out" disabled LVS Done.

Appendix B: Netcomp Log

```
Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8
  → are black boxes.
Equate elements: no current cell.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent
Circuit 1 cell sky130_fd_pr__pfet_01v8 and Circuit 2 cell sky130_fd_pr__pfet_01v8
  \hookrightarrow are black boxes.
Equate elements: no current cell.
Device classes sky130_fd_pr__pfet_01v8 and sky130_fd_pr__pfet_01v8 are equivalent
Subcircuit summary:
Circuit 1: inverter | Circuit 2: inverter
______|
sky130_fd_pr__nfet_01v8 (1) |sky130_fd_pr__nfet_01v8 (1)
sky130_fd_pr__pfet_01v8 (1) |sky130_fd_pr__pfet_01v8 (1)
Number of devices: 2 | Number of devices: 2
Number of nets: 4 | Number of nets: 4
______
Netlists match uniquely.
Subcircuit pins:
Circuit 1: inverter | Circuit 2: inverter
______|
Y | Y
A | A
VN IVN
VP IVP
Cell pin lists are equivalent.
Device classes inverter and inverter are equivalent.
Subcircuit summary:
Circuit 1: nand | Circuit 2: nand
______|
sky130_fd_pr__nfet_01v8 (2) |sky130_fd_pr__nfet_01v8 (2)
sky130_fd_pr__pfet_01v8 (2) |sky130_fd_pr__pfet_01v8 (2)
Number of devices: 4 | Number of devices: 4
Number of nets: 6 | Number of nets: 6
```

```
Netlists match uniquely.
Subcircuit pins:
Circuit 1: nand | Circuit 2: nand
______|
VP | VP
B | B
AIA
Y | Y
VN | VN
-----
Cell pin lists are equivalent.
Device classes nand and nand are equivalent.
Subcircuit summary:
Circuit 1: and.spice | Circuit 2: and_xschem.spice
-----|
inverter (1) |inverter (1)
nand (1) | nand (1)
Number of devices: 2 | Number of devices: 2
Number of nets: 6 | Number of nets: 6
______
Netlists match uniquely.
Cells have no pins; pin matching not needed.
Device classes and.spice and and_xschem.spice are equivalent.
```

Final result: Circuits match uniquely.

Appendix C: Git Repository

All schematics, symbols, simulation, and layout can be found at https://github.com/drewnotdrew/madvlsi.