

ECE272 Final Design

Controller Input and VGA

Drew Ortega
Cole Swanson
Jonathan Alexander

November 23, 2018

Contents

1 Introduction 2

2 Design 2

2.1 Item1Title 2

2.2 SecondSub Section 2

3 Controllers 2

3.1 NES/SNES Controller 2

4 HDL Modules 3

4.1 NES/SNES input decoder 3

4.2 Game Logic Controller 4

1 Introduction

Some introduction Text Here

2 Design

Some design text here

2.1 Item1Title

Some Subsection here

2.2 SecondSub Section

Other Subsecion Here

3 Controllers

3.1 NES/SNES Controller

The NES and SNES controllers utilize three lines to transfer data, along with a ground and 5V power supply. Communication with the controllers uses a data latch line, clock line and data line. The clock and data latch lines are supplied to the controller, while the data line is generated. When the latch line is driven high, the controllers log the pressed buttons within an active low shift register. The first bit of this register is automatically output on the data line. Whenever the clock input is cycled, the shift register moves along by one bit. The NES controller has eight buttons, and an eight bit shift register, while the SNES has sixteen buttons and a sixteen bit shift register. The data latch can then be cycled to obtain a new set of inputs. For this design, the up, down, left, and right inputs were of interest. Within the NES controller, the zeroth bit of the shift register corresponds to the right input, the first to the left input, the second to the down input, and the fourth to the up input. The final four inputs were ignored. Within the SNES controller, the up input corresponds to the fifth bit in the shift register, the down input to the sixth bit, the left input to the seventh bit, and the right input to the eighth bit.

To communicate with the NES or SNES controllers, the host must do the following:

1. Drive the data latch input high to populate the shift register
2. The first data bit can now be read
3. The clock input should be driven high, then low
4. The next data bit can now be read
5. Steps 3-4 should be repeated 7 times for the NES, 15 times for the SNES (as the first bit of the register is already present, one less clock cycle is needed)

4 HDL Modules

4.1 NES/SNES input decoder




Figure 1: ModelSim of the NES/SNES controller decoder in NES mode.




Figure 2: ModelSim of the NES/SNES controller decoder in SNES mode

Inputs: One bit data representing the current bit from the controller shift register, one bit clock, and two bit mode used to determine which controller is in use(NES or SNES)

Outputs: One bit up, down, left, and right representing the decoded values from the controller, and one bit readable output which is driven high once the current set of values have been decoded. Also present are the one bit strobe latch output, which functions as the data latch for the controller to be driven high then low to log the inputs to the controller, and a one bit shift clock, which is used to shift the values in the controller shift register.

Simulations:

NES:

For this simulation, the data bit for right was driven low(representing an input of 'right'). The data_latch is initially driven high. As expected, the decoder logs the right input as pressed, and continues through the inputs by providing a shift_clock to the controller. Once the data has been cycled three times, all values of interest are accounted for, and the readable output is driven high. After seven cycles of the output, the data_latch is again driven high and readable is driven low; new inputs are ready to be read. The value of increment represents the current bit of the shift register.

SNES:

For this simulation, the data bits for up and left were driven low(representing inputs of 'left' and 'up'). The data_latch is initially driven high. As expected, the decoder logs the up and left inputs as pressed, and continues through the inputs by providing a shift_clock to the controller. Once the data has been cycled eight times, all values of interest are accounted for, and the readable output is driven high. After fifteen cycles of the output, the data_latch is again driven high and readable is driven low; new inputs are ready to be read. The value of increment represents the current bit of the shift register.

This module will use the system clock to drive its logic. On the first clock cycle, the data latch output will be driven high to log the controller inputs. The data latch will then be driven low, and the shift clock will be cycled seven times for the NES controller, or fifteen times for the SNES controller, with the bit corresponding to the inputs of interest recorded. Once all inputs of interest have been recorded, the readable output will be driven high, signaling all inputs are accounted for. Pressed buttons on the controllers will be signaled by a high value on the corresponding output from the decoder(up, down, left, or right).

4.2 Game Logic Controller




Figure 3: ModelSim of the Game Logic Controller.

Inputs: One bit inputs for up, down, left, and right

Outputs: One bit data inputs for X and Y, representing the position of the player object within the four by four grid where 0,0 is the lower left corner

Simulation:

Within this simulation, the initial position of the player, 0,0. The up input is driven high, and as expected the coordinate output for Y also changes to high. Next, a right input is provided, and again the coordinates change such that X is high. After this, down is driven high and then left is driven high, resulting in the coordinates shifting to 0,1 then 0,0. Finally, both up and right are driven high, resulting in a coordinate of 1,1.

This module will use combinational logic to determine the coordinate state of a player. The current position is stored within the module, and from the provided values of up, down, left, and right the next position is determined. An input that would result in the player going outside of the coordinate bounds(0,0 to 1,1) is ignored. Multiple inputs can be accepted at once, allowing for diagonal movement.